TheSystemDevelopmentKit / rtl

Package for rtl (i.e. Verilog and VHDL ) simulation control
Other
1 stars 2 forks source link

Cosimulation of Verilog DUT with VHDL external files #46

Closed Roenski closed 1 year ago

Roenski commented 1 year ago

Also adds vhdlcompargs, VHDL compilation arguments. This can be used for e.g. providing VHDL version

Roenski commented 1 year ago

Closing, I will create a new branch that starts from after refactor.