TheSystemDevelopmentKit / rtl

Package for rtl (i.e. Verilog and VHDL ) simulation control
Other
1 stars 2 forks source link

DRAFT: Modify rtl testbench for post route simulation #73

Closed mkosunen closed 1 year ago

mkosunen commented 1 year ago

Changes: