Add timescale statement to verilog testbench

[mkosunen]

Added `timescale directive to the verilog testbench. This setting corresponds the values set by commnad line arguments, i.e time is presented as integers of the time resolution.

I am not very confident that this is mandatory or desired feature.

[mkosunen]

Approved offline