search

TheSystemDevelopmentKit / rtl

Package for rtl (i.e. Verilog and VHDL ) simulation control
Other
1 stars 2 forks source link

Revert "Add timescale statement to verilog testbench" #77

Closed mkosunen closed 1 year ago

mkosunen commented 1 year ago

Reverts TheSystemDevelopmentKit/rtl#74