Verilog timescale - Githubissues

TheSystemDevelopmentKit / rtl

Package for rtl (i.e. Verilog and VHDL ) simulation control

Other

1 stars 2 forks source link

Verilog timescale #78

Closed mkosunen closed 1 year ago

mkosunen commented 1 year ago

Enable verilog timescale directive in verilog testbench