add vhdl support, add two examples - Githubissues

UTehran-NavabiLab / NBGen

A tool to generate mapped netlist and bench for verilog

1 stars 0 forks source link

add vhdl support, add two examples #1

Closed EBINOIRE closed 2 years ago