UVVM / UVVM

UVVM (Universal VHDL Verification Methodology) is a free and Open Source Methodology and Library for very efficient VHDL verification of FPGA and ASIC – resulting also in significant quality improvement. Community forum: https://forum.uvvm.org/ UVVM.org: https://uvvm.org/
https://uvvm.github.io/
Apache License 2.0
353 stars 90 forks source link

Which version of UVVM is now correct? #245

Closed mdykierek closed 1 week ago

mdykierek commented 1 month ago

v2024.07.04 v2024.07.03b or v2024.07.03b

UVVM commented 1 month ago

Hi, The v2024.07.03b version should be correct.

mdykierek commented 1 month ago

v2024.07.03b on github and IEEE differ a bit (a couple of files missing and wrong letter case in LICENSE.TXT filenames).

UVVM commented 1 month ago

Ok, thanks for reporting. We will correct the tags etc after the summer vacation.

Br

UVVM commented 1 week ago

A new version of UVVM has been released, https://github.com/UVVM/UVVM/releases/tag/v2_2024.08.16