Closed Paebbels closed 2 years ago
Merging #48 (01cc6f1) into main (d8ca911) will increase coverage by
0.13%
. The diff coverage is76.92%
.
@@ Coverage Diff @@
## main #48 +/- ##
==========================================
+ Coverage 73.72% 73.85% +0.13%
==========================================
Files 5 5
Lines 2329 2345 +16
Branches 361 362 +1
==========================================
+ Hits 1717 1732 +15
- Misses 599 600 +1
Partials 13 13
Flag | Coverage Δ | |
---|---|---|
unittests | 73.85% <76.92%> (+0.13%) |
:arrow_up: |
Flags with carried forward coverage won't be shown. Click here to find out more.
Impacted Files | Coverage Δ | |
---|---|---|
pyVHDLModel/SyntaxModel.py | 72.18% <70.00%> (-0.02%) |
:arrow_down: |
pyVHDLModel/__init__.py | 79.11% <81.25%> (+1.33%) |
:arrow_up: |
Continue to review full report at Codecov.
Legend - Click here to learn more
Δ = absolute <relative> (impact)
,ø = not affected
,? = missing data
Powered by Codecov. Last update d8ca911...01cc6f1. Read the comment docs.
New Features
VariableSymbol
.VHDLVersion
. (Currently, there is no idea how to supportAMS93
as it overlaps withVHDL93
.)VHDLVersion.IsVHDL
andVHDLVersion.IsAMS
.Changes
None
Bug Fixes
ContextUnion
.MixinDesignUnitWithContext
.Related PRs:
49
50