VLSIDA / OpenRAM

An open-source static random access memory (SRAM) compiler.
http://www.openram.org
BSD 3-Clause "New" or "Revised" License
780 stars 198 forks source link

scn3me_subm tech CellProperties error #212

Closed htm23x closed 8 months ago

htm23x commented 8 months ago

I'm trying to compile a 1Kb x 8 bit SRAM using the scn3me_subm technology, but I got an "import CellProperties" error (works ok with the scn4m_subm technology though! ). Here's the log and config file. I'm using OpenRAM 1.2.40 via clone GIT repo (tried master & dev branches, with same error).


(base) myUser@COMPUTER:/var/tmp/OpenRAM-1.2.40$ python3 sram_compiler.py /var/tmp/myconfig.py

ERROR: file globals.py: line 581: Could not load tech module.
Traceback (most recent call last):
  File "/var/tmp/OpenRAM-1.2.40/compiler/globals.py", line 579, in import_tech
    from openram import tech
  File "/var/tmp/OpenRAM-1.2.40/technology/scn3me_subm/tech/__init__.py", line 5, in <module>
    from .tech import *
  File "/var/tmp/OpenRAM-1.2.40/technology/scn3me_subm/tech/tech.py", line 4, in <module>
    from openram.drc.custom_cell_properties import CellProperties
ImportError: cannot import name 'CellProperties' from 'openram.drc.custom_cell_properties' (/var/tmp/OpenRAM-1.2.40/compiler/drc/custom_cell_properties.py)

During handling of the above exception, another exception occurred:

Traceback (most recent call last):
  File "sram_compiler.py", line 42, in <module>
    openram.init_openram(config_file=args[0])
  File "/var/tmp/OpenRAM-1.2.40/compiler/globals.py", line 190, in init_openram
    import_tech()
  File "/var/tmp/OpenRAM-1.2.40/compiler/globals.py", line 581, in import_tech
    debug.error("Could not load tech module.", -1)
  File "/var/tmp/OpenRAM-1.2.40/compiler/debug.py", line 48, in error
    assert return_value == 0

Config file:

num_words = 1024
word_size = 8

num_rw_ports = 1
num_banks = 1

tech_name = "scn3me_subm"

num_spare_rows = 0
num_spare_cols = 0

process_corners = [ "TT" ]
supply_voltages = [ 3.3 ]
temperatures = [ 25 ]

output_path = "dist"
output_name = "my_sram_1kb_1024word_8bit_1bank_1port"
mguthaus commented 8 months ago

This technology is no longer functional.

mguthaus commented 8 months ago

(it only has three metal layers...)

htm23x commented 8 months ago

Oh I see! Why don't remove the tech folder "scn3me_subm" then ? Save space in repo and avoid confusion to the user :D

mguthaus commented 8 months ago

Someone may want the cells...