search

VLSIDA / OpenRAM

An open-source static random access memory (SRAM) compiler.
http://www.openram.org
BSD 3-Clause "New" or "Revised" License
780 stars 198 forks source link

LVS mismatch for some sky130 example SRAMs #220

Open ubfx opened 6 months ago

ubfx commented 6 months ago

Describe the bug When compiling some ("sky130_sram_1rw_tiny", "sky130_sram_1kbyte_1rw_32x256_8", maybe others too) sky130 example srams from the "macros/sram_configs" subfolder, an LVS mismatch occurs.

Version tag v1.2.45, commit fc37bf685991b9c9281b6d2fba6376ab0afc5231

To Reproduce

  1. Install tools through conda and PDKs using the provided scripts ("install_conda.sh", "make pdk", "make install")
  2. cd macros && make sky130_sram_1rw_tiny.ok

Expected behavior Expect the LVS to conclude without mismatches, just like it works with other example configurations.

Logs

...
[2023-12-27 17:19:46.675595] [openram.verify.magic/run_lvs]: Cell pin lists for sky130_sram_1rw_tiny and sky130_sram_1rw_tiny altered to match.
[2023-12-27 17:19:46.676333] [openram.verify.magic/run_lvs]: Device classes sky130_sram_1rw_tiny and sky130_sram_1rw_tiny are equivalent.
[2023-12-27 17:19:46.677174] [openram.verify.magic/run_lvs]: 
[2023-12-27 17:19:46.677948] [openram.verify.magic/run_lvs]: Final result: Top level cell failed pin matching.
[2023-12-27 17:19:46.678774] ERROR: file magic.py: line 385: sky130_sram_1rw_tiny   LVS mismatch (results in /user/projekt_abc/OpenRAM/macros/sky130_sram_1rw_tiny/tmp/sky130_sram_1rw_tiny.lvs.report)

Complete log: sky130_sram_1rw_tiny.log