VLSIDA / openram_testchip2

Apache License 2.0
2 stars 0 forks source link

Update README for wishbone #5

Closed mguthaus closed 1 year ago

mguthaus commented 1 year ago

Wishbone is listed as single port only and a WIP.

https://github.com/VLSIDA/openram_testchip2#wishbone-mode-wip

hadirkhan10 commented 1 year ago

closed in bb692d6