search

VeriSilicon / TIM-VX

VeriSilicon Tensor Interface Module
Other
221 stars 84 forks source link

Fixed (grouped)conv2d layout infer bug #527

Closed chxin66 closed 1 year ago

chxin66 commented 1 year ago

And added a weight as input case to test

Signed-off-by: Chen Xin jack.chen@verisilicon.com