issues
search
VeriSilicon
/
TIM-VX
VeriSilicon Tensor Interface Module
Other
221
stars
84
forks
source link
Fixed layout infer input order bug
#541
Closed
chxin66
closed
1 year ago
chxin66
commented
1 year ago
Type: Bug fix
Signed-off-by: Chen Xin
jack.chen@verisilicon.com
Type: Bug fix
Signed-off-by: Chen Xin jack.chen@verisilicon.com