search

VeriSilicon / TIM-VX

VeriSilicon Tensor Interface Module
Other
221 stars 84 forks source link

Refine Depth2Space op #553

Closed chenfeiyue-cfy closed 1 year ago

chenfeiyue-cfy commented 1 year ago

Change default mode from CRD_mode to DCR_mode

Type: Code Improvement Signed-off-by: Feiyue Chen Feiyue.Chen@verisilicon.com