VeriSilicon / TIM-VX

VeriSilicon Tensor Interface Module
Other
221 stars 84 forks source link

Fix the instance norm test input size bug in layout infer test #661

Closed chenfeiyue-cfy closed 10 months ago

chenfeiyue-cfy commented 10 months ago

Correct gamma and beta size in InstanceNorm.nhwc case

Type: Bug Fix Issue: 37103