search

VeriSilicon / TIM-VX

VeriSilicon Tensor Interface Module
Other
216 stars 85 forks source link

Refine layout inference #671

Closed Nullkooland closed 6 months ago

Nullkooland commented 6 months ago
  1. Keep graph output order in layout inference.
  2. Fix typos.