search

Viva-la-Insomnia / OSHW-Smartwatch

Other
0 stars 1 forks source link

PCB layout #1

Open sumanguru opened 9 years ago

sumanguru commented 9 years ago

Some components are not properly isolated - on v0.5 PCB with untented vias USB port would short out vias underneath it and the analog frontend crystal could short the traces underneath - both have conductive casing

sumanguru commented 8 years ago

Current versions of KiCad cannot selectively tent vias. Currently we want untented vias, since they serve as test points. The issue will need to be resolved with post-generation edit of production Gerbers to tent the vias.