Improved Wait/Ready Signal - Githubissues

WorldofKerry / Python2Verilog

Transpiles a subset of Python functions into synthesizable SystemVerilog.

https://worldofkerry.github.io/Python2Verilog/

GNU General Public License v3.0

1 stars 0 forks source link

Improved Wait/Ready Signal #116

Closed WorldofKerry closed 1 year ago

WorldofKerry commented 1 year ago

replaced old ready signal with done signal
replaced wait signal with ready signal (negated)
improved correctness of handling of wait signal
prettified statistics table
removed prints and updated logging
python code now dumped in comment above module