search

WorldofKerry / Python2Verilog

Transpiles a subset of Python functions into synthesizable SystemVerilog.
https://worldofkerry.github.io/Python2Verilog/
GNU General Public License v3.0
1 stars 0 forks source link

Function Limitation Review #144

Closed Haxrox closed 1 year ago

Haxrox commented 1 year ago

Reviewing: https://github.com/WorldofKerry/Python2Verilog/blob/6ca0a18ac1182d15249d682588c311fd96b8bfbb/docs/for_loop_limitation.md

A few questions:

  1. Is the generated FSM for the caller?
  2. Why can't Work then Loop be under the Loop state?
  3. Where are your function calls?
  4. Are the done, valid signals from the callee?
  5. For the flag solution, what's the difference between is_done and done?
WorldofKerry commented 1 year ago

From #141

WorldofKerry commented 1 year ago

Changes in #145