Check Verilog names/variables for keywords

[WorldofKerry]

Otherwise, hard-to-decipher errors may occur. E.g., you can't have a module named "default" as that is a reserved keyword.