Closed ussamazahid96 closed 4 years ago
Thanks for the fix. I am wondering if there is a way to generate the project in VHDL instead of verilog?
Thanks for the fix. I am wondering if there is a way to generate the project in VHDL instead of verilog?