search

Xilinx / QNN-MO-PYNQ

BSD 3-Clause "New" or "Revised" License
241 stars 114 forks source link

hw rebuild #21

Closed lyn2333 closed 5 years ago

lyn2333 commented 5 years ago

My board is PYNQ-Z2. When I implement the project, something wrong happens. How could I deal with it?

The follow is errors: [Place 30-640] Place Check : This design requires more Slice LUTs cells than are available in the target device. This design requires 62315 of such cell types but only 53200 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.

default

giuliogamba commented 5 years ago

Duplicate #11, supported Vivado version is 2017.4

lyn2333 commented 5 years ago

I have one question: if I rebuilt the project using vivado 2017.4 and do some modifications, then generate bitsreams, could I use the img v2.3 to call its functions? I find something in "https://pynq.readthedocs.io/en/latest/pynq_sd_card.html#building-the-image" like this: 66

giuliogamba commented 5 years ago

Yes, you can

lyn2333 commented 5 years ago

I am so sorry to disturb you again. The utilization ratio of BRAM is too high, which accounts for about 99% .I want to add the function of hdmi out from base.bit. I have no room for revision and I didn't find the IP --- Block Memory Generator. Could you tell me where to decrease it? Thank you.

lyn2333 commented 5 years ago

gg lll