Xilinx / SDAccel_Examples

SDAccel Examples
Other
356 stars 209 forks source link

How to connect DDR4 to RTL Kernel #53

Closed saitej25 closed 5 years ago

saitej25 commented 5 years ago

I believe the DDR4 memory is used for communication with OpenCL kernel. How can I get a AXI-Master MM to connect to RTL Kernel without disturbing OpenCL space

heeran-xilinx commented 5 years ago

hi @saitej25 , Please post such queries to SDx Forum for quick response from Xilinx Expert: https://forums.xilinx.com/t5/SDAccel/bd-p/SDx

-Heera