search

Xilinx / Vitis-Tutorials

Vitis In-Depth Tutorials
https://Xilinx.github.io/Vitis-Tutorials/
MIT License
1.15k stars 544 forks source link

10-aie-dsp-lib-model-composer: Facing compilation errors while generating hardware image for the 10-aie-dsp-lib-model-composer tutorial #366

Open Hari-MathWorks opened 1 year ago

Hari-MathWorks commented 1 year ago

Which tutorial are you running? I'm running Designing with the AI Engine DSPLib and Vitis Model Composer(_https://github.com/Xilinx/Vitis-Tutorials/tree/c2e1a5d0caff6a2ec0bb196d0d807d733f9d0c3d/AI_Engine_Development/Feature_Tutorials/10-aie-dsp-lib-model-composer_) tutorial.

Describe the issue I was successfully ran the steps mentioned in the "Designing with the AI Engine DSPLib and Vitis Model Composer" tutorial. This tutorial shows the Codegen AIE Simulation in step 3. As a next step, I have tried generating hardware image(It was not described in the tutorial). But, I was facing the compilation errors while generating the hardware image.

Please see the below text file for compilation errors shown in the progress window: hwImageGenerationLog.txt

To Reproduce

  1. Install "Model Composer v2022.1"
  2. Install "MATLAB R2021b"
  3. Create the model by following the steps mentioned in the 10-aie-dsp-lib-model-composer tutorial.
  4. Open "Vitis Model Composer Hub" block in the Simulink model and configure the model as follow:

Your environment:

Thanks, Hari

imrickysu commented 1 year ago

Hi @OTremois , could you help with this question?

In the error log, it shows the following:

INFO: [v++ 60-2256] Packaging for hardware
ERROR: [v++ 60-2254] File specified by package.ps_elf option is not valid: main.elf
Hari-MathWorks commented 1 year ago

Hi @imrickysu , @OTremois ,

Any update on this?

OTremois commented 1 year ago

[AMD Official Use Only - General]

Hi Hari,

This design was intended for 2022.2 tools suite. Apparently it fails with the 2022.1. May be one of the block is not compliant with the hardware flow (which was in its early days at that time) in 22.2.

Olivier

From: Hari-MathWorks @.> Sent: 13 March 2023 06:22 To: Xilinx/Vitis-Tutorials @.> Cc: OTremois @.>; Mention @.> Subject: Re: [Xilinx/Vitis-Tutorials] 10-aie-dsp-lib-model-composer: Facing compilation errors while generating hardware image for the 10-aie-dsp-lib-model-composer tutorial (Issue #366)

CAUTION: This message has originated from an External Source. Please use proper judgment and caution when opening attachments, clicking links, or responding to this email.

Hi @imrickysuhttps://github.com/imrickysu , @OTremoishttps://github.com/OTremois ,

Any update on this?

- Reply to this email directly, view it on GitHubhttps://github.com/Xilinx/Vitis-Tutorials/issues/366#issuecomment-1465532817, or unsubscribehttps://github.com/notifications/unsubscribe-auth/AHNH7H3VVCS2VFBHBHZFBUTW32VJJANCNFSM6AAAAAAVBU5CNA. You are receiving this because you were mentioned.Message ID: @.**@.>>