issues
search
Xilinx
/
finn
Dataflow compiler for QNN inference on FPGAs
https://xilinx.github.io/finn
BSD 3-Clause "New" or "Revised" License
681
stars
218
forks
source link
Fix to default to HLS MVAU if bit-width < 4
#1005
Closed
mmrahorovic
closed
3 months ago