Add a matmul board test with weight matrix in blocked layout; transpose at memtile ->core level

[erwei-xilinx]

his PR attempts to modify the test size to avoid a timeout issue that we are seeing on CI tests.

For details, please see Akash's original PR: https://github.com/Xilinx/mlir-air/pull/716