Xilinx pyxir issues - Githubissues

Xilinx / pyxir

Apache License 2.0

37 stars 14 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Is it possible to add custom dpu operation when using TVM?

#97 WhiteCri opened 2 years ago
0
Fixes for vai-2.5 release

#96 anilmartha closed 2 years ago
0
Pytorch's ConvTranspose2d supported in DPU but accuracy degrades significantly. Is it expected?

#95 abdulazizm opened 2 years ago
0
Update to TVM's Vitis AI deploy page required? Couldnt build the docker

#94 abdulazizm opened 2 years ago
0
Refactor py_initialization

#93 jornt-xilinx closed 2 years ago
0
Refactor py_initialization

#92 jornt-xilinx closed 2 years ago
0
Eagerly load runtime modules to avoid tensorflow being imported if not needed

#91 jornt-xilinx closed 2 years ago
0
Support TreeEnsembleClassifier

#90 jdidion opened 2 years ago
0
tvm partition_for_vitis_ai of TFLite model: "Value Error: Could not add xlayer with name..."

#89 robertzak133 opened 2 years ago
0
[TVM Frontend][Pytorch] Deconvolution support - nn.ConvTranspose2d - Quantization issue

#88 abdulazizm closed 2 years ago
1
mmdetect based SOLO - Instance segmentation support

#87 abdulazizm opened 2 years ago
0
[Yolact][ONNX Frontend][Paritioning Issue] Yolact - Instance segmentation model compilation issue

#86 abdulazizm opened 2 years ago
1
[Yolact][Pytorch Frontend][Paritioning Issue] Yolact - Instance segmentation model compilation issue

#85 abdulazizm opened 2 years ago
6
Instance segmentation

#84 abdulazizm closed 2 years ago
2
Rename DPUCVDX8G_dwc to DPUCVDX8H-dwc

#83 jornt-xilinx closed 2 years ago
0
Add DPUCVDX8H_dwc target

#82 anilmartha closed 2 years ago
0
Add U50LV and U55C targets

#81 anilmartha closed 2 years ago
0
Add U50LV and U55C target

#80 anilmartha closed 2 years ago
0
Skip conv2d_biad_relu test + correct arch vck5000 + conv2d_transpose shape fix

#79 anilmartha closed 2 years ago
0
Compiling MaskRCNN from Torchvision model zoo issues

#78 abdulazizm opened 2 years ago
3
Offload non zero pad layer to CPU

#77 anilmartha closed 2 years ago
0
Fix Schedule object doesn't support item deletion error

#76 anilmartha closed 2 years ago
0
Add session config to decent_quantizer + dropout layer support + newer op support interface for zcu104

#75 anilmartha closed 2 years ago
0
Resnet-18 example on edge DPUCZDX8G-zcu102 meets "Segmentation fault"

#74 runner42195 closed 2 years ago
0
Fix Relay to XLayer reshape translation

#73 jornt-xilinx closed 3 years ago
0
Fix Relay to XLayer strided slice translation for end > max

#72 jornt-xilinx closed 3 years ago
0
Fixes for partitioning ReLU bug and explicit output insertion for hidden output layers

#71 jornt-xilinx opened 3 years ago
0
BiasAdd is not an input for Relu

#70 hossam-snke closed 2 years ago
1
V0.3.0 dev fix hidden out layer

#69 jornt-xilinx closed 3 years ago
0
Add explicit identity output to hidden output layers in TF generation

#68 jornt-xilinx closed 3 years ago
0
Fix partitioning bug for BiasAdd followed by ReLU

#67 jornt-xilinx closed 3 years ago
0
Add default shift bias and shift cut values in decent quantize config

#66 anilmartha closed 3 years ago
0
Put tighter previous layer constraint on DPU ReLU support checks

#65 jornt-xilinx closed 3 years ago
0
Add Relay PReLU to XLayer and update XLayer PReLU to accept a vector alpha

#64 jornt-xilinx closed 3 years ago
0
Relay_Op error when compiling a model

#63 jlamperez closed 3 years ago
4
Decouple external quantizer flow for DPUCAHX8H/L and DPUCVDX8G

#62 jornt-xilinx closed 3 years ago
0
NotImplementedError: Relay Parametric ReLU to XLayer not implemented

#61 nhphuong91 opened 3 years ago
2
Resnet-18 example on host fails to compile the model

#60 dshemnv closed 2 years ago
1
[TVM] Add Relay resize2d op translation to XLayer

#59 jornt-xilinx closed 3 years ago
0
Enable DPUCADF8H unit tests

#58 jornt-xilinx closed 3 years ago
0
Fix USE_VART_EDGE_DPU flag build

#57 jornt-xilinx closed 3 years ago
0
Add DPUCZDX8G KV260 target and make sure USE_VART_EDGE_DPU uses VART flow

#56 jornt-xilinx closed 3 years ago
0
Add DPUCVDX8G (VCK190) target

#55 jornt-xilinx closed 3 years ago
0
Add DPUCAHX8L target

#54 anilmartha closed 3 years ago
0
Compile with -O3 optimization level

#53 jornt-xilinx closed 3 years ago
0
Add DPUCVDX8H (VCK5000) target

#52 jornt-xilinx closed 3 years ago
0
Fix DPUCAHX8H target number of subgraphs and use RTLD_DEEPBIND dlopen when importing tensorflow

#51 anilmartha closed 3 years ago
0
Remove deploy_model.pb dependencies

#50 anilmartha closed 3 years ago
0
[ONNX] Add support for auto pad attributes in pooling ops translation & fix conv autopad translation

#49 jornt-xilinx closed 3 years ago
0
Skip DPUCADF8H tests for now

#48 anilmartha closed 3 years ago
0