Closed Sarika124 closed 7 months ago
Yes, but you will have to adapt the notebooks to do this.
Hi, For that need to edit anything in design? I tried this same design but getting error like this.
Notebooks:
If you are using the design with the two interfaces, you do not need to change anything.
For the platform you are using you have to make sure the second partition of the shell is programmed as described here https://support.xilinx.com/s/article/75975?language=en_US. This is also indicated here https://github.com/Xilinx/xup_vitis_network_example#alveo-cards
You need to make sure that xbutil validate
works, otherwise VNx will not work
Hi, I had issue in the xbutil validate and able to validate the card successfully. Now above issue rectified. Thank you for the guidance.
Now by checking the physical link, it shows "cmac_link - false ". Connected using 100G cable one QSFP port to second QSF port of same U250 machine. Is there any method to verify the physical connection given was proper or not?
Is it possible to see FPGA NIC interface in FPGA plugged server through ifconfig???
Is it possible to see FPGA NIC interface in FPGA plugged server through ifconfig???
No, this design is not a NIC. See Considerations
Now by checking the physical link, it shows "cmac_link - false ". Connected using 100G cable one QSFP port to second QSF port of same U250 machine. Is there any method to verify the physical connection given was proper or not?
link_status()
is the way to check link. There could be a number of reasons why you do not have link. One is that the cable is faulty or not connected properly.
just for clarification, We are using100G QSFP28 Active Optical Cable. Is this the right interconnect to use??
It should work, but I have not tested that particular cable. Did you verify the cable with something else?
I typically use Direct Attached Copper cables.
No.We didn't verified the cable with any other experiments.
I think you should start by making sure the cable works.
For Vivado questions, please use Vivado forum
For Vitis questions, please use the Vitis forum
For Vitis questions, please use the Vitis forum
For pynq questions, please use the PYNQ discussion forum.
Usign Vitis 2021.2 or older? Make sure the Y2K22 patch is applied
If you still want to raise an issue here, please give us as much detail as possible to the issue you are seeing. We have listed some helpful fields below.
- Please, use code snippets to provide textual content instead of images.
Build Issues
- OS version, e.g.
lsb_release -a
Vitis version
vitis -version
- If Vitis is 2021.2 or older. Is the Y2K22 patch applied?
- XRT version
xbutil version
Run Time Issues
- OS version
lsb_release -a
- XRT version
xbutil version
- pynq version
pynq version
- JupyterLab and Dask version if applicable
Yes... you have to connect the ports using a QSFP cable.
Closing at no activity has been seen in a long time.
For Vivado questions, please use Vivado forum
For Vitis questions, please use the Vitis forum
For Vitis questions, please use the Vitis forum
For pynq questions, please use the PYNQ discussion forum.
Usign Vitis 2021.2 or older? Make sure the Y2K22 patch is applied
If you still want to raise an issue here, please give us as much detail as possible to the issue you are seeing. We have listed some helpful fields below.
Build Issues
lsb_release -a
vitis -version
xbutil version
Run Time Issues
lsb_release -a
xbutil version
pynq version