Add wire class info - Githubissues

YosysHQ / apicula

Project Apicula 🐝: bitstream documentation for Gowin FPGAs

MIT License

465 stars 66 forks source link

Closed yrabbit closed 1 month ago

yrabbit commented 1 month ago

Allow using the architecture for calculating Fmax. Further work will consist of refining the wire classes and the values of time characteristics.