search

YosysHQ / apicula

Project Apicula 🐝: bitstream documentation for Gowin FPGAs
MIT License
465 stars 66 forks source link

Assign missing time delays #272

Closed yrabbit closed 3 weeks ago

yrabbit commented 3 weeks ago

Perhaps in larger chips this is the range for another quadrant(s) of long wires.