write_verilog: don't `assign` to a `reg` - Githubissues

YosysHQ / yosys

Yosys Open SYnthesis Suite

https://yosyshq.net/yosys/

ISC License

3.3k stars 860 forks source link

write_verilog: don't `assign` to a `reg` #4314

Closed whitequark closed 3 months ago

whitequark commented 3 months ago

Fixes #2035.