verific : VHDL assert DFF initial value set on Verific library patch

YosysHQ / yosys

Yosys Open SYnthesis Suite

https://yosyshq.net/yosys/

ISC License

3.5k stars 895 forks source link

verific : VHDL assert DFF initial value set on Verific library patch #4764

Open mmicko opened 1 day ago

mmicko commented 1 day ago

What are the reasons/motivation for this change? Recognizing DFF excusively used by assert is not that easy since it can be optimized in various ways by Verific itself.

Explain how this is achieved. Initial value of DFF is set in our own Verific patch.