Update build-firmware.yml

acemielektron / fddEMU

AVR (atmega328p) based floppy drive emulator for PC

https://acemielektronikci.blogspot.com/2021/10/fddemu-disket-surucu-emulatoru.html

GNU General Public License v3.0

145 stars 22 forks source link

Update build-firmware.yml #21

Closed RaceSoft closed 2 years ago

RaceSoft commented 2 years ago

No flip OLED and VFFS, turn on DEBUG

acemielektron commented 2 years ago

Hi @RaceSoft , I see you have forked fddEMU, and changed the lines in build script. I will incorporate the changes you requested. But what I meant in blog comment was you can build your own fddEMU release in your fork. If you enable github actions in your fork of the repository and run build script, you can then find the resulting firmware files in your releases.

RaceSoft commented 2 years ago

Hello, many thanks. I do not know working with Github, this is mi first "meeting" with him. I'm sorry for trouble shots. I tried enable actions for next changes.Have a nice day.Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 27.04.2022 05:08

	Hi @RaceSoft [https://github.com/RaceSoft] , I see you have forked fddEMU, and changed the lines in build script. I will incorporate the changes you requested. But what I meant in blog comment was you can build your own fddEMU release in your fork. If you enable github actions [https://github.com/RaceSoft/fddEMU/actions] in your fork of the repository and run build script, you can then find the resulting firmware files in your releases [https://github.com/RaceSoft/fddEMU/releases].	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1110483891], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWZVPSUJLL3BIDE3HCTVHCVSJANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1110483891	@github	.com>

acemielektron commented 2 years ago

Hello again @RaceSoft it seems you haven't used actions yet. You can download this build resulting from your modification to build script.

RaceSoft commented 2 years ago

Hello, new build is downloaded, burned and tested now. Reading and writing under Windows working perfectly (without formatting, logicaly), boot with MS-DOS 2.11 (image 360kB) is OK, but command DEL not working - probaly problem of MS-DOS. Boot with MS-DOS 6.22 (image 1.44m) working, DEL working without any problem. Next I want make some tests with FDC based on Intel 8272 on old 8-bit Czechoslovak historical computer. Yesterday I little bit tested, read working perfectly, system CP/M working properetly, programs are runnig correctly, but write still not working. But now I have fddEMU with debug information, then i maybye get more information. Next plan is connect logical analyzer between FDC i8272 and fddEMU and inspect signals timing. Maybye problem is here... Many thanks for your concern. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 27.04.2022 09:20

	Hello again @RaceSoft [https://github.com/RaceSoft] it seems you haven't used actions yet. You can download this build [https://github.com/acemielektron/fddEMU/releases/download/6f8d858/build-6f8d858.zip] resulting from your modification to build script.	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1110636260], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW66JZGSR6JKYUSYD3TVHDTD7ANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1110636260	@github	.com>

acemielektron commented 2 years ago

Hmm, I have thought about the write problem in the meantime, AVR (atmega328p/atmega32u4) can't switch from reading to writing and writing to reading immediately which a normal floppy drive certainly could. Current fddEMU waits a set time after sending every sector header to FDC and during this time checks if WRITE_ENABLE is asserted. If WRITE_ENABLE is asserted CPU switches to reading data from FDC, then write this data to sd-card, then waits till WRITE_ENABLE is released, then switch again to writing floppy sectors to FDC, which is the way writing to a floppy works normally from the perspective of a FDC (my reference FDC is ArduinoFDC). This set time (20 loops of check WRITE_ENABLE) works for 1.44MB images but as I don't have other systems -non-1.44MB floppy systems- I couldn't do tests on those systems, maybe they require a longer wait. The alternative to waiting WRITE_ENABLE is connecting WRITE_ENABLE to an interrupt and doing task switching inside the interrupt, which is more complicated but elegant solution. If your debugging results support waiting time is short theory we might try a longer wait time for low density floppy formats.

RaceSoft commented 2 years ago

Problem with write I not tested yet. At this point I have not enough free time. I shortly tested only functionality two drives in one fddEMU, but no success. I had small mistake in connection - short circuit between DS0 and DS1 in floppy connector, but I repaired it. From disk A: system booted, but disk B: not working. On display I see "B: BUSY", working image is selected, but system CP/M reporting "BDOS ERROR ON DISK B:". For my using I slightly simplified Your schema fddEMU (attachment), but without influence on function. When measuring voltage on DS0 and DS1 is their levels OK. Tomorrow I try find some old PC with support two floppy and test fddEMU on it.For this momment is it all, continued, perhaps, tomorrow...Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 27.04.2022 16:59

	Hmm, I have thought about the write problem in the meantime, AVR (atmega328p/atmega32u4) can't switch from reading to writing and writing to reading immediately which a normal floppy drive certainly could. Current fddEMU waits a set time after sending every sector header to FDC and during this time checks if WRITE_ENABLE is asserted. If WRITE_ENABLE is asserted CPU switches to reading data from FDC, then write this data to sd-card, then waits till WRITE_ENABLE is released, then switch again to writing floppy sectors to FDC, which is the way writing to a floppy works normally from the perspective of a FDC (my reference FDC is ArduinoFDC [https://github.com/dhansel/ArduinoFDC]). This set time (20 loops of check WRITEENABLE) works for 1.44MB images but as I don't have other systems -non-1.44MB floppy systems-_ I couldn't do tests on those systems, maybe they require a longer wait. The alternative to waiting WRITE_ENABLE is connecting WRITE_ENABLE to an interrupt and doing task switching inside the interrupt, which is more complicated but elegant solution. If your debugging results support waiting time is short	theory we might try a longer wait time for low density floppy formats.	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1111108629], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWYHTMEWWXMEEESBA43VHFI3XANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1111108629	@github	.com>

RaceSoft commented 2 years ago

Hello, today I did simple test with write data to image. In attachments is log from fddEMU and signals recorded from logical analyzer (free program from Saleae.com). Is possible here measuring timing any signal. The data show that fddEMU does not capture signal /WRENABLE for write data to image. Tommorow I can make identical test on PC.And /RDATA is still active and transmitting?Shortly I tested reading from drive B: too. In log from fddEMU were seen numbers of readed sectors, but CP/M still reported "BAD SECTORS...". PC with supports of two floppy drives, unfortunately, I do not have.Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 27.04.2022 16:59

	Hmm, I have thought about the write problem in the meantime, AVR (atmega328p/atmega32u4) can't switch from reading to writing and writing to reading immediately which a normal floppy drive certainly could. Current fddEMU waits a set time after sending every sector header to FDC and during this time checks if WRITE_ENABLE is asserted. If WRITE_ENABLE is asserted CPU switches to reading data from FDC, then write this data to sd-card, then waits till WRITE_ENABLE is released, then switch again to writing floppy sectors to FDC, which is the way writing to a floppy works normally from the perspective of a FDC (my reference FDC is ArduinoFDC [https://github.com/dhansel/ArduinoFDC]). This set time (20 loops of check WRITEENABLE) works for 1.44MB images but as I don't have other systems -non-1.44MB floppy systems-_ I couldn't do tests on those systems, maybe they require a longer wait. The alternative to waiting WRITE_ENABLE is connecting WRITE_ENABLE to an interrupt and doing task switching inside the interrupt, which is more complicated but elegant solution. If your debugging results support waiting time is short	theory we might try a longer wait time for low density floppy formats.	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1111108629], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWYHTMEWWXMEEESBA43VHFI3XANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1111108629	@github	.com>

acemielektron commented 2 years ago

If debug is enabled fddEMU outputs written sectors to serial console. So if it is not printing received data to serial it is not capturing WRITE_DATA. I have tried increasing the wait/check duration for DD disks. I hope this would resolve the issue. You may download and try the latest firmware.

RaceSoft commented 2 years ago

Now working erasing files under booted MS-DOS 2.11 too. P.

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 28.04.2022 22:58

	If debug	is enabled fddEMU outputs written sectors to serial console. So if it is not printing received data	to serial it is not capturing WRITE_DATA. I have tried increasing the wait/check duration for DD disks. I hope this would resolve the issue. You may download and try the latest firmware [https://github.com/acemielektron/fddEMU/releases/download/a839e24/build-a839e24.zip].	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1112648666], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWZOBACVE26IXBHFNFTVHL3YPANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1112648666	@github	.com>

acemielektron commented 2 years ago

Thanks for the feedback. Much appreciated.

On Fri, Apr 29, 2022, 11:05 RaceSoft @.***> wrote:

Now working erasing files under booted MS-DOS 2.11 too. P.

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 28.04.2022 22:58

If debug is enabled fddEMU outputs written sectors to serial console. So if it is not printing received data to serial it is not capturing WRITE_DATA. I have tried increasing the wait/check duration for DD disks. I hope this would resolve the issue. You may download and try the latest firmware [ https://github.com/acemielektron/fddEMU/releases/download/a839e24/build-a839e24.zip ]. —Reply to this email directly, view it on GitHub [ https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1112648666], or unsubscribe [ https://github.com/notifications/unsubscribe-auth/AY5AEWZOBACVE26IXBHFNFTVHL3YPANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1112648666 @github .com>

— Reply to this email directly, view it on GitHub https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1113000889, or unsubscribe https://github.com/notifications/unsubscribe-auth/AAM2CITLXQVTRFNB7WHZ54DVHOJ47ANCNFSM5UNF5XPQ . You are receiving this because you modified the open/close state.Message ID: @.***>

RaceSoft commented 2 years ago

Hello, I found Your pre-release of fddEMU with support secondary floppy drive. I tested this with my old computer with this result: secondary floppy working better than previous version. Drive B: is accessible, can read from including runing programs, I can select drive B:, command STAT show information abou her, but after computer reset will remain in not working state - BAD SECTOR ON DRIVE B: I must fddEMU switch OFF and switch ON and again working right.Would it be possible, please, to extend the waiting time for the WRGATE signal a little more? I found the original change in the files, but I can't update the source files in my Github and start (request) a new translation.Many thanks.Petr

acemielektron commented 2 years ago

Thank you for your comment. If possible can you describe the problem a little more. After reset, reading drive A is still working but reading drive B fails ? Or reading from drive B works but writing fails ? Or fddEMU freeze ? If you try loading a new image file to drive B then try reading, does it work? If you are using debug enabled version what is shown on serial console ?

RaceSoft commented 2 years ago

Hi, i try describe the behavior of the system: 1) after switch on, i select images for disk A: and B: - different. System booted, reading from A: and B: working correctly. I can switching betwen both drives and read data from both drives (attached file OK.TXT) 2) when at this moment I make RESET of computer, system booted perfectly from disk A: (images in fddEMU not changed), but disk B: is not accessible - BDOS ERROR... (attached file ERROR.TXT) 3) same as 2), but before accessing to disk B: I change image in fddEMU, B: working perfectly. 4) writing still not working - either system look like the write was successful, but data not writed or I see message BDOS ERROR... on computer and fddEMU freeze - on OLED is visible active disk with text BUSY and blinking LED L (D13, SCK) on Arduino In attached files I marked point, when I changed drive from A: to B: on computer.

And litte notes on end: while using serial interface for change images, I see text FS: and several unreadable characters program writes characters from variable wbuf - use hex format? Maybe to debug add information about active drive to log. And do not flickering with information about active disk on OLED display - it would be enough simulate flickering LED next to a floppy disk symbol or inversion only floppy disk symbol. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 30.04.2022 21:17

	Thank you for your comment. If possible can you describe the problem a little more. After reset, reading drive A is still working but reading drive B fails ? Or reading from drive B works but writing fails ? Or fddEMU freeze ? If you try loading a new image file to drive B then try reading, does it work? If you are using debug enabled version what is shown on serial console ?	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1114039836], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW5BHHUAUW2O4I2QXTTVHWBLNANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1114039836	@github	.com>

Screen sleep Screen wakeup BUSY R0/0/1 R1/0/2 R2/0/3 R3/0/4 R4/0/5 R5/0/6 R3/0/7 R1/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/1/1 R0/1/2 R0/1/3 R0/1/4 R0/1/5 R0/1/6 R0/1/7 R0/1/8 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 Drive idle ; here is floppy changed from A: to B: BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 Drive idle ; here input command DIR (for drive B:) BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle

Screen sleep Screen wakeup BUSY R1/1/1 R1/1/2 R1/1/3 R1/1/4 R1/1/5 R1/1/6 R1/1/7 R1/1/8 R1/1/9 R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R0/0/9 R1/0/1 R2/0/2 R3/0/3 R4/0/4 R5/0/5 R4/0/6 R3/0/7 R1/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/1/1 R0/1/2 R0/1/3 R0/1/4 R0/1/5 R0/1/6 R0/1/7 R0/1/8 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 Drive idle ; here is floppy changed from A: to B: BUSY R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 R2/0/1 R2/0/2 R2/0/3 R2/0/4 R2/0/5 R2/0/6 R2/0/7 R2/0/8 R2/0/9 Drive idle Screen sleep

acemielektron commented 2 years ago

Thank you for your detailed description.

Though I can't be sure why drive B doesn't work after reset. You said after loading a new image file to drive B it worked, this might be caused by changes drive B settings, so I have implemented a tighter control of bit rate and made DD default while initializing the drive e0c5ac8.
Sometimes it looks like write successful, sometimes fddEMU freeze. Hmm, It seems sometimes it catches the WRITE_GATE signal and freeze while waiting data from computer and sometimes it doesn't get the WRITE_GATE and continues pushing data to computer. I have increased wait for WRITE_GATE e0c5ac8 as you suggested, but freezing while receiving data from computer usually occurs due to insufficient pull up resistor at WRITE_DATA pin. Arduino has internal pull up resistor of ~ 30Kohm (if I remember correctly). Long floppy cable acts as parasitic capacitor smoothing the signal, causing signal to become unreadable by Arduino. A stronger/faster pull up (~ 1Kohm) supplied externally usually resolves this problem. Please first check if the pin D8 of Arduino nano is connected to pin 22(WRITE_DATA) of floppy cable, and floppy cable is not broken (check continuity) then check a sufficient external pull up resistor is connected to this signal.

Hi, i try describe the behavior of the system: 1) after switch on, i select images for disk A: and B: - different. System booted, reading from A: and B: working correctly. I can switching betwen both drives and read data from both drives (attached file OK.TXT) 2) when at this moment I make RESET of computer, system booted perfectly from disk A: (images in fddEMU not changed), but disk B: is not accessible - BDOS ERROR... (attached file ERROR.TXT) 3) same as 2), but before accessing to disk B: I change image in fddEMU, B: working perfectly. 4) writing still not working - either system look like the write was successful, but data not writed or I see message BDOS ERROR... on computer and fddEMU freeze - on OLED is visible active disk with text BUSY and blinking LED L (D13, SCK) on Arduino In attached files I marked point, when I changed drive from A: to B: on computer. And litte notes on end: while using serial interface for change images, I see text FS: and several unreadable characters program writes characters from variable wbuf - use hex format? Maybe to debug add information about active drive to log. And do not flickering with information about active disk on OLED display - it would be enough simulate flickering LED next to a floppy disk symbol or inversion only floppy disk symbol. Petr

RaceSoft commented 2 years ago

Hello, on addres: https://drive.google.com/drive/folders/1r_QGt38Jp-3HE1OQFfGOURuA_uyQlkj0?usp=sharing [https://drive.google.com/drive/folders/1r_QGt38Jp-3HE1OQFfGOURuA_uyQlkj0?usp=sharing] i have some system photos.Petr<acemielektron/fddEMU/pull/21/c1114148132 @github .com>

acemielektron commented 2 years ago

I have looked at the photos. Really impressive. Is that a self made Floppy Drive Controller ? It really is a work of art. I guess CM609P 8824 is the floppy controller IC, though I couldn't find a datasheet for it. You have even built @ikonko 's pcb design by hand (he had those PCB's manufactured). I also do design and etch my PCB's myself, but my self made PCB's are not as clean and professional as yours (eg.: STM32F103C8T6_DEV_BOARD) It seems despite our efforts, the after reset dis-function problem of drive B still persists. I wonder if there is any progress on writing to disk ? Today I tried booting a 720K DD ms-dos 5 floppy image then writing to it using e0c5ac8 fw. It booted without error, writing to disk image worked (I later checked the disk image on sd-card). But my test system is a Pentium-II with a HD capable controller. Maybe that's why I can't reproduce the error. With your permission I would like to move our later correspondence to a discussion in github (currently it's in pull request where most people won't see). I would like to share your photos and details of our progress there. It would be very nice if you could also post details of your system there. Please let me know your decision. Thanks again

Hello, on addres: https://drive.google.com/drive/folders/1r_QGt38Jp-3HE1OQFfGOURuA_uyQlkj0?usp=sharing [https://drive.google.com/drive/folders/1r_QGt38Jp-3HE1OQFfGOURuA_uyQlkj0?usp=sharing] i have some system photos.Petr<acemielektron/fddEMU/pull/21/c1114148132 @github .com>

RaceSoft commented 2 years ago

Thank you for the praise ... My system is an old Czechoslovakia school computer based on Intel 8080A from Zbrojovka Brno, type Consul C2717 aka "Zbrojovacek". Information with schematics you can found here (czech language): http://sapi.cz/klony_pmd/c2717.php. [http://sapi.cz/klony_pmd/c2717.php.] FDC is not my design, it is only accurate replica. PBC has made in JLCPCB. SM609R (cyrilic) is bulgarian clone of Intel 8272A. I make my own PCB too, but I do not reach the quality of professional products. Some time i played with photo PCB, but without bit big success. Now I use termotransfer from laser printer - it is fast and results looks good. And Your PCBs looks very nice, well quality. Writing to disk still not working. When I tested writing on desk PC (2 version FW back), writing working perfectly - I write whole image from PC to fddEMU (360kB), I tried boot to MS-DOS 2.11 (360kB) and writing working too. I shall try tomorrow record with logic analyser to compare with record from SM609R (i8272A). Maybe it help. I have no problem moving the correspondence to a discussion on github, and it is, of course, possible. You can publish the photos and, if interested, I can take and provide more photos. If my English will be understandable for discussion, I will be happy to answer any questions. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 01.05.2022 22:01

	I have looked at the photos. Really impressive. Is that a self made Floppy Drive Controller ? It really is a work of art. I guess CM609P 8824 is the floppy controller IC, though I couldn't find a datasheet for it. You have even built @ikonko [https://github.com/ikonko] 's pcb design by hand (he had those PCB's manufactured). I also do design and etch my PCB's myself, but my self made PCB's are not as clean and professional as yours (eg.: STM32F103C8T6_DEV_BOARD [https://github.com/acemielektron/STM32F103C8T6_DEV_BOARD]) It seems despite our efforts, the after reset dis-function problem of drive B still persists. I wonder if there is any progress on writing to disk ? Today I tried booting a 720K DD ms-dos 5 floppy image then writing to it using e0c5ac8	[https://github.com/acemielektron/fddEMU/commit/e0c5ac86e9434a9360ef6754240084140f3a9f33] fw. It booted without error, writing to disk image worked (I later checked the disk image on sd-card). But my test system is a Pentium-II with a HD capable controller. Maybe that's why I can't reproduce the error. With your permission I would like to move our later correspondence to a discussion in github (currently it's in pull request [https://github.com/acemielektron/fddEMU/pull/21] where most people won't see). I would like to share your photos and details of our progress there. It would be very nice if you could also post details of your system there. Please let me know your decision. Thanks again
	Hello, on addres: https://drive.google.com/drive/folders/1r_QGt38Jp-3HE1OQFfGOURuA_uyQlkj0?usp=sharing [https://drive.google.com/drive/folders/1r_QGt38Jp-3HE1OQFfGOURuA_uyQlkj0?usp=sharing] [https://drive.google.com/drive/folders/1r_QGt38Jp-3HE1OQFfGOURuA_uyQlkj0?usp=sharing] i have some system photos.Petr</pull/21 [https://github.com/acemielektron/fddEMU/pull/21]/c1114148132 @github [https://github.com/github] .com>

—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1114321951], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW5ZDX5RDN3XS62SL23VH3PJDANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1114321951
@github
.com>

acemielektron commented 2 years ago

Thank you @RaceSoft I have started a new discussion thread on fddEMU discussions. If you post your later comments there, I think it would become more accessible to people interested in fddEMU. I really enjoyed your pictures of fddEMU booting the Consul C2717. And your homemade fddEMU PCB is also great, looks really professional. If you want you can add pictures to your posts by dragging them over to comment. P.S.: I scaled down your pictures a bit (~ 1/4) before posting for faster loading, I hope this is all right with you.

RaceSoft commented 2 years ago

Hello, I saw discussion thread and looking good. Good work. Many thanks. Today I do not had time to arrange promised test with logical analyzer. Maybe tomorrow.Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 02.05.2022 11:42

	Thank you @RaceSoft [https://github.com/RaceSoft] I have started a new discussion thread [https://github.com/acemielektron/fddEMU/discussions/23] on fddEMU discussions [https://github.com/acemielektron/fddEMU/discussions]. If you post your later comments there [https://github.com/acemielektron/fddEMU/discussions/23], I think it would become more accessible to people interested in fddEMU. I really enjoyed your pictures of fddEMU booting the Consul C2717 [http://sapi.cz/klony_pmd/c2717.php]. And your homemade fddEMU PCB is also great, looks really professional. If you want you can add pictures to your posts by dragging them over to comment. P.S.: I scaled down your pictures a bit (~ 1/4) before posting for faster loading, I hope this is all right with you.	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1114671623], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW2D67XEMTLGHAORSHLVH6PPZANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1114671623	@github	.com>

RaceSoft commented 2 years ago

Hello, now I have made the promised test with logic analyzer on desktop PC In BIOS was set up 360kB floppy drive. In test was writing clear disk image (360kB) from command prompt (samdisk). Results are in attached files.When I return from work I will do the same test on old my computer with controller 8272A.Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 02.05.2022 11:42

	Thank you @RaceSoft [https://github.com/RaceSoft] I have started a new discussion thread [https://github.com/acemielektron/fddEMU/discussions/23] on fddEMU discussions [https://github.com/acemielektron/fddEMU/discussions]. If you post your later comments there [https://github.com/acemielektron/fddEMU/discussions/23], I think it would become more accessible to people interested in fddEMU. I really enjoyed your pictures of fddEMU booting the Consul C2717 [http://sapi.cz/klony_pmd/c2717.php]. And your homemade fddEMU PCB is also great, looks really professional. If you want you can add pictures to your posts by dragging them over to comment. P.S.: I scaled down your pictures a bit (~ 1/4) before posting for faster loading, I hope this is all right with you.	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1114671623], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW2D67XEMTLGHAORSHLVH6PPZANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1114671623	@github	.com>

BUSY R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 W0/0/1 C3 89 00 43 32 37 31 37 20 2A B8 CF 3E 0F D3 F7 22 B8 CF 0E 0C 7D 0F 0F B4 21 E4 00 BE 23 CA A8 00 0D C2 9C 00 2E 0A 3E 6E 26 FF 22 BA CF 0E 08 11 B0 CF 21 DC 00 CD D3 00 3E 2A D3 CA CD 15 90 3E 2B D3 CA C2 CE 00 3E 0D D3 F7 C3 00 C4 3E 0E D3 F7 C9 7E 12 23 13 0D C2 D3 00 C9 80 AD FF 1F 00 00 00 01 52 0A 4E 20 89 2A 88 2A C5 46 C4 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 C3 5C B1 C3 58 B1 7F 00 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 20 08 AE 00 00 5F 0E 02 C3 05 00 C5 CD 8C AE C1 C9 3E 0D CD 92 AE 3E 0A C3 92 AE 3E 20 C3 92 AE C5 CD 98 AE E1 7E B7 C8 23 E5 CD 8C AE E1 C3 AC AE 0E 0D C3 05 00 5F 0E 0E C3 05 00 CD 05 00 32 EE B5 3C C9 0E 0F C3 C3 AE AF 32 ED B5 11 CD B5 C3 CB AE 0E 10 C3 C3 AE 0E 11 C3 C3 AE 0E 12 C3 C3 AE 11 CD B5 C3 DF AE 0E 13 C3 05 00 CD 05 00 B7 C9 0E 14 C3 F4 AE 11 CD B5 C3 F9 AE 0E 15 C3 F4 AE 0E 16 C3 C3 AE 0E 17 C3 05 00 1E FF 0E 20 C3 05 00 CD 13 AF 87 87 87 87 21 EF B5 B6 32 04 00 C9 3A EF B5 32 04 00 C9 FE 61 D8 FE 7B D0 E6 5F C9 3A AB B5 B7 CA 96 AF 3A EF B5 B7 3E 00 C4 BD AE 11 AC B5 CD CB AE CA 96 AF 3A BB B5 3D 32 CC B5 11 AC B5 CD F9 AE C2 96 AF 11 07 AE 21 80 00 06 80 CD 42 B2 21 BA B5 36 00 23 35 11 AC B5 CD DA AE CA 96 AF 3A EF B5 R0/0/2 W0/0/2 B7 C4 BD AE 21 08 AE CD AC AE CD C2 AF CA A7 AF CD DD AF C3 82 B1 CD DD AF CD 1A AF 0E 0A 11 06 AE CD 05 00 CD 29 AF 21 07 AE 46 23 78 B7 CA BA AF 7E CD 30 AF 77 05 C3 AB AF 77 21 08 AE 22 88 AE C9 0E 0B CD 05 00 B7 C8 0E 01 CD 05 00 B7 C9 0E 19 C3 05 00 11 80 00 0E 1A C3 05 00 21 AB B5 7E B7 C8 36 00 AF CD BD AE 11 AC B5 CD EF AE 3A EF B5 C3 BD AE 11 28 B1 21 00 B6 06 06 1A BE C2 CF B1 13 23 05 C2 FD AF C9 CD 98 AE 2A 8A AE 7E FE 20 CA 22 B0 B7 CA 22 B0 E5 CD 8C AE E1 23 C3 0F B0 3E 3F CD 8C AE CD 98 AE CD DD AF C3 82 B1 1A B7 C8 FE 20 DA 09 B0 C8 FE 3D C8 FE 5F C8 FE 2E C8 FE 3A C8 FE 3B C8 FE 3C C8 FE 3E C8 C9 1A B7 C8 FE 20 C0 13 C3 4F B0 85 6F D0 24 C9 3E 00 21 CD B5 CD 59 B0 E5 E5 AF 32 F0 B5 2A 88 AE EB CD 4F B0 EB 22 8A AE EB E1 1A B7 CA 89 B0 DE 40 47 13 1A FE 3A CA 90 B0 1B 3A EF B5 77 C3 96 B0 78 32 F0 B5 70 13 06 08 CD 30 B0 CA B9 B0 23 FE 2A C2 A9 B0 36 3F C3 AB B0 77 13 05 C2 98 B0 CD 30 B0 CA C0 B0 13 C3 AF B0 23 36 20 05 C2 B9 B0 06 03 FE 2E C2 E9 B0 13 CD 30 B0 CA E9 B0 23 FE 2A C2 D9 B0 36 3F C3 DB B0 77 13 05 C2 C8 B0 CD 30 B0 CA F0 B0 13 C3 DF B0 23 36 20 05 C2 E9 B0 06 03 23 36 00 05 C2 F2 B0 EB 22 88 AE E1 01 0B 00 23 7E FE 3F C2 09 B1 04 0D C2 01 B1 78 B7 C9 44 49 52 20 45 52 41 20 54 59 50 45 53 41 56 45 52 45 4E 20 55 53 45 52 00 16 00 00 00 00 21 10 B1 0E 00 79 FE 06 D0 11 CE B5 06 04 1A BE C2 4F B1 13 23 05 C2 3C B1 1A FE 20 C2 54 B1 79 C9 23 05 C2 4F B1 0C C3 33 B1 AF 32 07 AE 31 AB B5 C5 79 1F 1F 1F 1F E6 0F 5F CD 15 AF CD B8 AE 32 AB B5 C1 79 E6 0F 32 EF B5 CD BD AE 3A 07 AE B7 C2 R0/0/3 W0/0/3 98 B1 31 AB B5 CD 98 AE CD D0 AF C6 41 CD 8C AE 3E 3E CD 8C AE CD 39 AF 11 80 00 CD D8 AF CD D0 AF 32 EF B5 CD 5E B0 C4 09 B0 3A F0 B5 B7 C2 A5 B4 CD 2E B1 21 C1 B1 5F 16 00 19 19 7E 23 66 6F E9 77 B2 1F B3 5D B3 AD B3 10 B4 8E B4 A5 B4 21 F3 76 22 00 AE 21 00 AE E9 01 DF B1 C3 A7 AE 52 45 41 44 20 45 52 52 4F 52 00 01 F0 B1 C3 A7 AE 4E 4F 20 46 49 4C 45 00 CD 5E B0 3A F0 B5 B7 C2 09 B0 21 CE B5 01 0B 00 7E FE 20 CA 33 B2 23 D6 30 FE 0A D2 09 B0 57 78 E6 E0 C2 09 B0 78 07 07 07 80 DA 09 B0 80 DA 09 B0 82 DA 09 B0 47 0D C2 08 B2 C9 7E FE 20 C2 09 B0 23 0D C2 33 B2 78 C9 06 03 7E 12 23 13 05 C2 42 B2 C9 21 80 00 81 CD 59 B0 7E C9 AF 32 CD B5 3A F0 B5 B7 C8 3D 21 EF B5 BE C8 C3 BD AE 3A F0 B5 B7 C8 3D 21 EF B5 BE C8 3A EF B5 C3 BD AE CD 5E B0 CD 54 B2 21 CE B5 7E FE 20 C2 8F B2 06 0B 36 3F 23 05 C2 88 B2 1E 00 D5 CD E9 AE CC EA B1 CA 1B B3 3A EE B5 0F 0F 0F E6 60 4F 3E 0A CD 4B B2 17 DA 0F B3 D1 7B 1C D5 E6 03 F5 C2 CC B2 CD 98 AE C5 CD D0 AF C1 C6 41 CD 92 AE 3E 3A CD 92 AE C3 D4 B2 CD A2 AE 3E 3A CD 92 AE CD A2 AE 06 01 78 CD 4B B2 E6 7F FE 20 C2 F9 B2 F1 F5 FE 03 C2 F7 B2 3E 09 CD 4B B2 E6 7F FE 20 CA 0E B3 3E 20 CD 92 AE 04 78 FE 0C D2 0E B3 FE 09 C2 D9 B2 CD A2 AE C3 D9 B2 F1 CD C2 AF C2 1B B3 CD E4 AE C3 98 B2 D1 C3 86 B5 CD 5E B0 FE 0B C2 42 B3 01 52 B3 CD A7 AE CD 39 AF 21 07 AE 35 C2 82 B1 23 7E FE 59 C2 82 B1 23 22 88 AE CD 54 B2 11 CD B5 CD EF AE 3C CC EA B1 C3 86 B5 41 4C 4C 20 28 59 2F 4E 29 3F 00 CD 5E B0 C2 09 B0 CD 54 B2 CD D0 AE CA A7 B3 CD 98 AE 21 F1 B5 36 FF 21 F1 B5 7E FE 80 DA 87 B3 E5 CD FE R0/0/4 W0/0/4 AE E1 C2 A0 B3 AF 77 34 21 80 00 CD 59 B0 7E FE 1A CA 86 B5 CD 8C AE CD C2 AF C2 86 B5 C3 74 B3 3D CA 86 B5 CD D9 B1 CD 66 B2 C3 09 B0 CD F8 B1 F5 CD 5E B0 C2 09 B0 CD 54 B2 11 CD B5 D5 CD EF AE D1 CD 09 AF CA FB B3 AF 32 ED B5 F1 6F 26 00 29 11 00 01 7C B5 CA F1 B3 2B E5 21 80 00 19 E5 CD D8 AF 11 CD B5 CD 04 AF D1 E1 C2 FB B3 C3 D4 B3 11 CD B5 CD DA AE 3C C2 01 B4 01 07 B4 CD A7 AE CD D5 AF C3 86 B5 4E 4F 20 53 50 41 43 45 00 CD 5E B0 C2 09 B0 3A F0 B5 F5 CD 54 B2 CD E9 AE C2 79 B4 21 CD B5 11 DD B5 06 10 CD 42 B2 2A 88 AE EB CD 4F B0 FE 3D CA 3F B4 FE 5F C2 73 B4 EB 23 22 88 AE CD 5E B0 C2 73 B4 F1 47 21 F0 B5 7E B7 CA 59 B4 B8 70 C2 73 B4 70 AF 32 CD B5 CD E9 AE CA 6D B4 11 CD B5 CD 0E AF C3 86 B5 CD EA B1 C3 86 B5 CD 66 B2 C3 09 B0 01 82 B4 CD A7 AE C3 86 B5 46 49 4C 45 20 45 58 49 53 54 53 00 CD F8 B1 FE 10 D2 09 B0 5F 3A CE B5 FE 20 CA 09 B0 CD 15 AF C3 89 B5 CD F5 AF 3A CE B5 FE 20 C2 C4 B4 3A F0 B5 B7 CA 89 B5 3D 32 EF B5 CD 29 AF CD BD AE C3 89 B5 11 D6 B5 1A FE 20 C2 09 B0 D5 CD 54 B2 D1 21 83 B5 CD 40 B2 CD D0 AE CA 6B B5 21 00 01 E5 EB CD D8 AF 11 CD B5 CD F9 AE C2 01 B5 E1 11 80 00 19 11 00 AE 7D 93 7C 9A D2 71 B5 C3 E1 B4 E1 3D C2 71 B5 CD 66 B2 CD 5E B0 21 F0 B5 E5 7E 32 CD B5 3E 10 CD 60 B0 E1 7E 32 DD B5 AF 32 ED B5 11 5C 00 21 CD B5 06 21 CD 42 B2 21 08 AE 7E B7 CA 3E B5 FE 20 CA 3E B5 23 C3 30 B5 06 00 11 81 00 7E 12 B7 CA 4F B5 04 23 13 C3 43 B5 78 32 80 00 CD 98 AE CD D5 AF CD 1A AF CD 00 01 31 AB B5 CD 29 AF CD BD AE C3 82 B1 CD 66 B2 C3 09 B0 01 7A B5 CD A7 AE C3 86 B5 42 41 44 20 4C 4F R0/0/5 W0/0/5 41 44 00 43 4F 4D CD 66 B2 CD 5E B0 3A CE B5 D6 20 21 F0 B5 B6 C2 09 B0 C3 82 B1 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 24 24 24 20 20 20 20 20 53 55 42 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 16 00 00 00 00 C3 11 B6 99 B6 A5 B6 AB B6 B1 B6 EB 22 43 B9 EB 7B 32 D6 C3 21 00 00 22 45 B9 39 22 0F B9 31 41 B9 AF 32 E0 C3 32 DE C3 21 74 C3 E5 79 FE 29 D0 4B 21 47 B6 5F 16 00 19 19 5E 23 56 2A 43 B9 EB E9 03 C4 C8 B8 90 B7 CE B8 12 C4 0F C4 D4 B8 ED B8 F3 B8 F8 B8 E1 B7 FE B8 7E C2 83 C2 45 C2 9C C2 A5 C2 AB C2 C8 C2 D7 C2 E0 C2 E6 C2 EC C2 F5 C2 FE C2 04 C3 0A C3 11 C3 2C BB 17 C3 1D C3 26 C3 2D C3 41 C3 47 C3 4D C3 0E C2 53 C3 04 B9 04 B9 9B C3 21 CA B6 CD E5 B6 FE 03 CA 00 00 C9 21 D5 B6 C3 B4 B6 21 E1 B6 C3 B4 B6 21 DC B6 CD E5 B6 C3 00 00 42 44 4F 53 20 45 52 52 20 4F 4E 20 20 3A 20 24 42 41 44 20 53 45 43 54 4F 52 24 53 45 4C 45 43 54 24 46 49 4C 45 20 52 2F 4F 24 E5 CD C9 B7 3A 42 B9 C6 41 32 C6 B6 01 BA B6 CD D3 B7 C1 CD D3 B7 21 0E B9 7E 36 00 B7 C0 C3 09 C4 CD FB B6 CD 14 B7 D8 F5 4F CD 90 B7 F1 C9 FE 0D C8 FE 0A C8 FE 09 C8 FE 08 C8 FE 20 C9 3A 0E B9 B7 C2 45 B7 CD 06 C4 E6 01 C8 CD 09 C4 FE 13 C2 42 B7 CD 09 C4 FE 03 CA 00 00 AF C9 32 0E B9 3E 01 C9 3A 0A B9 B7 C2 62 B7 C5 CD 23 B7 C1 C5 CD 0C C4 C1 C5 3A 0D B9 B7 C4 0F C4 C1 79 21 0C B9 FE 7F C8 34 FE 20 D0 35 7E B7 C8 79 FE 08 C2 79 B7 35 C9 FE 0A C0 36 00 C9 79 R0/0/6 W0/0/6 CD 14 B7 D2 90 B7 F5 0E 5E CD 48 B7 F1 F6 40 4F 79 FE 09 C2 48 B7 0E 20 CD 48 B7 3A 0C B9 E6 07 C2 96 B7 C9 CD AC B7 0E 20 CD 0C C4 0E 08 C3 0C C4 0E 23 CD 48 B7 CD C9 B7 3A 0C B9 21 0B B9 BE D0 0E 20 CD 48 B7 C3 B9 B7 0E 0D CD 48 B7 0E 0A C3 48 B7 0A FE 24 C8 03 C5 4F CD 90 B7 C1 C3 D3 B7 3A 0C B9 32 0B B9 2A 43 B9 4E 23 E5 06 00 C5 E5 CD FB B6 E6 7F E1 C1 FE 0D CA C1 B8 FE 0A CA C1 B8 FE 08 C2 16 B8 78 B7 CA EF B7 05 3A 0C B9 32 0A B9 C3 70 B8 FE 7F C2 26 B8 78 B7 CA EF B7 7E 05 2B C3 A9 B8 FE 05 C2 37 B8 C5 E5 CD C9 B7 AF 32 0B B9 C3 F1 B7 FE 10 C2 48 B8 E5 21 0D B9 3E 01 96 77 E1 C3 EF B7 FE 18 C2 5F B8 E1 3A 0B B9 21 0C B9 BE D2 E1 B7 35 CD A4 B7 C3 4E B8 FE 15 C2 6B B8 CD B1 B7 E1 C3 E1 B7 FE 12 C2 A6 B8 C5 CD B1 B7 C1 E1 E5 C5 78 B7 CA 8A B8 23 4E 05 C5 E5 CD 7F B7 E1 C1 C3 78 B8 E5 3A 0A B9 B7 CA F1 B7 21 0C B9 96 32 0A B9 CD A4 B7 21 0A B9 35 C2 99 B8 C3 F1 B7 23 77 04 C5 E5 4F CD 7F B7 E1 C1 7E FE 03 78 C2 BD B8 FE 01 CA 00 00 B9 DA EF B7 E1 70 0E 0D C3 48 B7 CD 06 B7 C3 01 B9 CD 15 C4 C3 01 B9 79 3C CA E0 B8 3C CA 06 C4 C3 0C C4 CD 06 C4 B7 CA 91 C3 CD 09 C4 C3 01 B9 3A 03 00 C3 01 B9 21 03 00 71 C9 EB 4D 44 C3 D3 B7 CD 23 B7 32 45 B9 C9 3E 01 C3 01 B9 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 21 0B B6 5E 23 56 EB E9 0C 0D C8 1A 77 13 23 C3 50 B9 3A 42 B9 4F CD 1B C4 7C B5 C8 5E 23 56 23 22 B3 C3 23 23 22 B5 C3 23 23 22 B7 C3 23 23 EB 22 D0 C3 21 B9 C3 0E 08 CD R0/0/7 W0/0/7 4F B9 2A BB C3 EB 21 C1 C3 0E 0F CD 4F B9 2A C6 C3 7C 21 DD C3 36 FF B7 CA 9D B9 36 00 3E FF B7 C9 CD 18 C4 AF 2A B5 C3 77 23 77 2A B7 C3 77 23 77 C9 CD 27 C4 C3 BB B9 CD 2A C4 B7 C8 21 09 B6 C3 4A B9 2A EA C3 0E 02 CD EA BA 22 E5 C3 22 EC C3 21 E5 C3 4E 23 46 2A B7 C3 5E 23 56 2A B5 C3 7E 23 66 6F 79 93 78 9A D2 FA B9 E5 2A C1 C3 7B 95 5F 7A 9C 57 E1 2B C3 E4 B9 E5 2A C1 C3 19 DA 0F BA 79 95 78 9C DA 0F BA EB E1 23 C3 FA B9 E1 C5 D5 E5 EB 2A CE C3 19 44 4D CD 1E C4 D1 2A B5 C3 73 23 72 D1 2A B7 C3 73 23 72 C1 79 93 4F 78 9A 47 2A D0 C3 EB CD 30 C4 4D 44 C3 21 C4 21 C3 C3 4E 3A E3 C3 B7 1F 0D C2 45 BA 47 3E 08 96 4F 3A E2 C3 0D CA 5C BA B7 17 C3 53 BA 80 C9 2A 43 B9 11 10 00 19 09 3A DD C3 B7 CA 71 BA 6E 26 00 C9 09 5E 23 56 EB C9 CD 3E BA 4F 06 00 CD 5E BA 22 E5 C3 C9 2A E5 C3 7D B4 C9 3A C3 C3 2A E5 C3 29 3D C2 90 BA 22 E7 C3 3A C4 C3 4F 3A E3 C3 A1 B5 6F 22 E5 C3 C9 2A 43 B9 11 0C 00 19 C9 2A 43 B9 11 0F 00 19 EB 21 11 00 19 C9 CD AE BA 7E 32 E3 C3 EB 7E 32 E1 C3 CD A6 BA 3A C5 C3 A6 32 E2 C3 C9 CD AE BA 3A D5 C3 FE 02 C2 DE BA AF 4F 3A E3 C3 81 77 EB 3A E1 C3 77 C9 0C 0D C8 7C B7 1F 67 7D 1F 6F C3 EB BA 0E 80 2A B9 C3 AF 86 23 0D C2 FD BA C9 0C 0D C8 29 C3 05 BB C5 3A 42 B9 4F 21 01 00 CD 04 BB C1 79 B5 6F 78 B4 67 C9 2A AD C3 3A 42 B9 4F CD EA BA 7D E6 01 C9 21 AD C3 4E 23 46 CD 0B BB 22 AD C3 2A C8 C3 23 EB 2A B3 C3 73 23 72 C9 CD 5E BB 11 09 00 19 7E 17 D0 21 0F B6 C3 4A B9 CD 1E BB C8 21 0D B6 C3 4A B9 2A B9 C3 3A E9 C3 85 6F D0 24 C9 2A 43 B9 11 0E 00 19 7E C9 CD 69 BB 36 00 C9 CD 69 BB F6 80 77 C9 2A R0/0/8 W0/0/8 EA C3 EB 2A B3 C3 7B 96 23 7A 9E C9 CD 7F BB D8 13 72 2B 73 C9 7B 95 6F 7A 9C 67 C9 0E FF 2A EC C3 EB 2A CC C3 CD 95 BB D0 C5 CD F7 BA 2A BD C3 EB 2A EC C3 19 C1 0C CA C4 BB BE C8 CD 7F BB D0 CD 2C BB C9 77 C9 CD 9C BB CD E0 BB 0E 01 CD B8 B9 C3 DA BB CD E0 BB CD B2 B9 21 B1 C3 C3 E3 BB 21 B9 C3 4E 23 46 C3 24 C4 2A B9 C3 EB 2A B1 C3 0E 80 C3 4F B9 21 EA C3 7E 23 BE C0 3C C9 21 FF FF 22 EA C3 C9 2A C8 C3 EB 2A EA C3 23 22 EA C3 CD 95 BB D2 19 BC C3 FE BB 3A EA C3 E6 03 06 05 87 05 C2 20 BC 32 E9 C3 B7 C0 C5 CD C3 B9 CD D4 BB C1 C3 9E BB 79 E6 07 3C 5F 57 79 0F 0F 0F E6 1F 4F 78 87 87 87 87 87 B1 4F 78 0F 0F 0F E6 1F 47 2A BF C3 09 7E 07 1D C2 56 BC C9 D5 CD 35 BC E6 FE C1 B1 0F 15 C2 64 BC 77 C9 CD 5E BB 11 10 00 19 C5 0E 11 D1 0D C8 D5 3A DD C3 B7 CA 88 BC C5 E5 4E 06 00 C3 8E BC 0D C5 4E 23 46 E5 79 B0 CA 9D BC 2A C6 C3 7D 91 7C 98 D4 5C BC E1 23 C1 C3 75 BC 2A C6 C3 0E 03 CD EA BA 23 44 4D 2A BF C3 36 00 23 0B 78 B1 C2 B1 BC 2A CA C3 EB 2A BF C3 73 23 72 CD A1 B9 2A B3 C3 36 03 23 36 00 CD FE BB 0E FF CD 05 BC CD F5 BB C8 CD 5E BB 3E E5 BE CA D2 BC 3A 41 B9 BE C2 F6 BC 23 7E D6 24 C2 F6 BC 3D 32 45 B9 0E 01 CD 6B BC CD 8C BB C3 D2 BC 3A D4 C3 C3 01 B9 C5 F5 3A C5 C3 2F 47 79 A0 4F F1 A0 91 E6 1F C1 C9 3E FF 32 D4 C3 21 D8 C3 71 2A 43 B9 22 D9 C3 CD FE BB CD A1 B9 0E 00 CD 05 BC CD F5 BB CA 94 BD 2A D9 C3 EB 1A FE E5 CA 4A BD D5 CD 7F BB D1 D2 94 BD CD 5E BB 3A D8 C3 4F 06 00 79 B7 CA 83 BD 1A FE 3F CA 7C BD 78 FE 0D CA 7C BD FE 0C 1A CA 73 BD 96 E6 7F C2 2D BD C3 7C BD C5 4E CD 07 BD C1 C2 2D BD 13 23 04 0D R0/0/9 W0/0/9 C3 53 BD 3A EA C3 E6 03 32 45 B9 21 D4 C3 7E 17 D0 AF 77 C9 CD FE BB 3E FF C3 01 B9 CD 54 BB 0E 0C CD 18 BD CD F5 BB C8 CD 44 BB CD 5E BB 36 E5 0E 00 CD 6B BC CD C6 BB CD 2D BD C3 A4 BD 50 59 79 B0 CA D1 BD 0B D5 C5 CD 35 BC 1F D2 EC BD C1 D1 2A C6 C3 7B 95 7A 9C D2 F4 BD 13 C5 D5 42 4B CD 35 BC 1F D2 EC BD D1 C1 C3 C0 BD 17 3C CD 64 BC E1 D1 C9 79 B0 C2 C0 BD 21 00 00 C9 0E 00 1E 20 D5 06 00 2A 43 B9 09 EB CD 5E BB C1 CD 4F B9 CD C3 B9 C3 C6 BB CD 54 BB 0E 0C CD 18 BD 2A 43 B9 7E 11 10 00 19 77 CD F5 BB C8 CD 44 BB 0E 10 1E 0C CD 01 BE CD 2D BD C3 27 BE 0E 0C CD 18 BD CD F5 BB C8 0E 00 1E 0C CD 01 BE CD 2D BD C3 40 BE 0E 0F CD 18 BD CD F5 BB C8 CD A6 BA 7E F5 E5 CD 5E BB EB 2A 43 B9 0E 20 D5 CD 4F B9 CD 78 BB D1 21 0C 00 19 4E 21 0F 00 19 46 E1 F1 77 79 BE 78 CA 8B BE 3E 00 DA 8B BE 3E 80 2A 43 B9 11 0F 00 19 77 C9 7E 23 B6 2B C0 1A 77 13 23 1A 77 1B 2B C9 AF 32 45 B9 32 EA C3 32 EB C3 CD 1E BB C0 CD 69 BB E6 80 C0 0E 0F CD 18 BD CD F5 BB C8 01 10 00 CD 5E BB 09 EB 2A 43 B9 09 0E 10 3A DD C3 B7 CA E8 BE 7E B7 1A C2 DB BE 77 B7 C2 E1 BE 7E 12 BE C2 1F BF C3 FD BE CD 94 BE EB CD 94 BE EB 1A BE C2 1F BF 13 23 1A BE C2 1F BF 0D 13 23 0D C2 CD BE 01 EC FF 09 EB 09 1A BE DA 17 BF 77 01 03 00 09 EB 09 7E 12 3E FF 32 D2 C3 C3 10 BE 21 45 B9 35 C9 CD 54 BB 2A 43 B9 E5 21 AC C3 22 43 B9 0E 01 CD 18 BD CD F5 BB E1 22 43 B9 C8 EB 21 0F 00 19 0E 11 AF 77 23 0D C2 46 BF 21 0D 00 19 77 CD 8C BB CD FD BD C3 78 BB AF 32 D2 C3 CD A2 BE CD F5 BB C8 2A 43 B9 01 0C 00 09 7E 3C E6 1F 77 CA 83 BF 47 3A C5 C3 A0 21 D2 C3 A6 CA 8E BF

acemielektron commented 2 years ago

Thanks, that is what should happen

RaceSoft commented 2 years ago

Hi, power supply is repaired and Zbrojovacek working again. I captured of writing data to floppy and signals from PC and i8272A they are very similar In the next step I added into source code some debug information. fddEMU probaly reliably detect signal /WRENABLE (entering into part for reciving data from master system) and succesfully will perform setup_timer1_for_read(). In next I have mistake - I do not know, where program freeze. But I assume that in read_data(). When read_data() executed succesfully, they are data corupted.Adjustmens You can see in https://github.com/RaceSoft/fddEMU/blob/main/src/FloppyDrive.cpp . Attached log 1.txt contains debug info, when write was finished (return to CP/M prompt), but with corupted data - first writed sector in log contains directory items. In first line is supposed to be program name MODPAR COM, but extension is corupted and It continue to end of sector. Log 2.txt contains debug info with program freeze. Numbers 1, 2 and 3 in logs corresponding added debug info into of source code. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 03.05.2022 12:48

	Thanks, that is what should happen	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1115963467], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWZWMHOMYJ6TG3NNLUTVID76PANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1115963467	@github	.com>

BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 123W1/0/5 00 4D 4F 44 50 41 52 20 20 40 27 A0 40 00 00 02 0C C0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 13 10 11 D0 15 55 08 08 10 E9 E9 A0 00 00 0A 86 86 A6 C6 04 3C 13 FF FF FF FF FF FF FF FF FF FF FC 82 12 9A 0A 41 01 01 02 A2 0E 50 00 00 00 28 08 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 41 25 40 80 80 80 80 81 0D 00 9A 00 00 00 74 03 3C 01 3E 00 00 00 00 00 00 00 00 00 00 00 00 00 50 57 20 20 20 20 20 20 0E 27 D3 40 00 00 01 0F E8 08 28 48 04 44 54 60 00 00 00 00 00 00 00 00 05 05 75 82 02 02 02 02 0C 04 F4 08 08 00 00 12 3A 42 4A 52 41 31 3A 9C 9F 00 00 00 00 00 00 00 00 53 44 54 20 20 20 20 20 40 27 A0 40 00 00 0F 4A 0A 2A 4A 60 00 00 00 00 00 00 00 00 00 00 00 00 09 E4 04 04 04 04 04 04 0A 88 72 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0A 6A A8 49 D4 95 42 02 04 34 04 D0 00 00 00 A5 70 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 35 95 34 74 54 E2 02 04 34 FA 68 00 00 00 42 0F FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF FE 40 9A 40 40 40 40 40 40 86 9E 9A 00 00 00 A0 B2 B4 B0 5C 5E 80 00 00 00 00 00 00 00 00 00 00 00 2C 29 AA A1 10 10 10 10 20 13 D0 20 00 00 00 CB C0 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 0B 48 89 28 29 6A 44 04 08 74 F4 E8 00 00 00 42 F8 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 02 9A A2 0A A1 01 01 01 02 1A 02 68 00 00 01 48 3E 39 C4 00 00 00 00 00 00 00 00 00 00 00 00 00 00 A0 9F 57 45 52 20 20 20 4E 41 56 01 00 00 46 06 32 02 59 81 0D 00 96 A0 B6 E3 6B 02 3C 00 00 03 94 90 90 90 80 80 80 80 81 4D 55 08 00 00 00 01 54 00 00 00 00 00 00 00 00 00 00 R13/0/6 R13/1/7 R13/1/8 R13/1/9 R13/1/1 R13/1/2 R13/1/3 Drive idle BUSY R13/1/1 R13/1/2 R13/1/3 R13/1/4 R13/1/5 R13/1/6 R13/1/7 Drive idle BUSY R14/0/1 R14/0/2 Drive idle BUSY R19/0/1 R19/0/2 R19/0/3 R19/0/4 R19/0/5 R19/0/6 R19/0/7 R19/0/8 R19/1/9 R19/1/1 R19/1/2 R19/1/3 R19/1/4 123W19/1/4 20 20 20 20 20 4F 83 21 F0 E6 82 07 03 CB 81 D1 95 B5 C0 EC 09 20 04 C4 81 1A E0 97 40 24 F9 C5 02 F4 09 03 C1 C9 C0 9F 38 89 FB 98 81 C8 0A 0C 0C 8B 4C 0C 4B 4F 26 25 21 A1 44 04 04 04 04 05 A5 A5 A5 A5 A5 A5 A5 D2 D2 09 69 04 B4 82 5A 41 2D 21 2D 2D 2D 2D 2D 2D 2D 2D 2E 96 90 4B 48 25 A4 12 D2 09 69 09 69 69 69 69 69 69 69 69 74 B4 82 5A 01 0A 40 42 53 41 48 2E 54 58 54 20 20 2D 20 70 37 BA B1 30 1C 88 1B DC 4E 60 E6 80 2B 50 25 8E 09 20 07 8F B8 34 B9 90 32 34 B9 BA D9 40 8F 21 A1 48 69 F5 05 92 E4 02 7A 74 80 80 80 82 40 F0 72 07 D9 C0 91 CF 69 00 3C 27 BC 81 AD BE E0 D2 E4 C0 EC E1 6E 74 90 03 19 41 8F 20 C6 82 06 46 97 03 5B 2B A0 04 29 0D 49 15 18 07 8F 9C 87 4F 4D 20 2D 20 60 32 B0 22 5E 4C 2F 46 F7 91 00 2D C8 12 F4 0F 77 01 30 1D 04 0D EC 8D 6C 2F 4F 50 D0 A4 45 54 D5 02 E4 34 FA 69 01 01 01 69 03 83 93 7B 03 93 85 B4 81 C0 09 1E 40 D0 09 78 0E 64 65 60 34 B0 58 58 31 CE 92 00 33 C8 1E 24 08 9F F7 B1 02 30 B4 3A 90 38 1B DE AC 4E 07 20 28 68 52 2A 21 72 1A 7D 34 80 80 80 80 80 B4 81 C9 C2 C8 EB 6F 03 3C 90 32 82 62 41 1B EE 41 D0 A4 04 82 92 6A 0A A1 04 E2 02 69 01 69 03 80 24 7C 21 C9 85 82 40 F0 72 60 4F 87 9B C0 91 A0 E7 40 7B B8 1C DE 09 20 28 69 6E 69 63 69 61 70 62 40 4C 20 C6 92 92 00 4C 48 23 41 95 D0 34 29 1D 15 39 21 15 07 9C 86 9E 9A 40 5A 40 0F 09 1E C0 72 61 6D 20 70 79 37 90 38 01 22 40 CD F0 4E 7F CD BE 0A C4 DE E4 EA 40 E8 F9 70 7A 90 21 A7 A6 90 03 98 48 1D 00 9C 08 12 11 57 01 A1 48 E8 A9 C8 29 E8 85 C8 69 F4 D2 02 D2 07 07 26 F6 03 93 0B 69 03 80 12 3C 81 D8 09 D0 19 84 12 25 B9 A4 R19/1/5 R19/1/6 R19/1/7 R19/1/8 123W19/1/8 B9 83 DD 41 91 F0 48 50 D0 A4 B4 15 A4 44 95 32 E4 34 F4 12 02 D2 00 78 4F 95 DC 1E C8 DC D2 40 F0 72 60 67 79 30 83 A4 00 D6 50 26 92 06 40 97 03 5B 2B A3 01 D4 81 84 81 B4 10 CC 5C 40 0B 61 02 65 04 6F BA 87 42 90 29 E8 8A 08 2A 44 13 88 09 A4 05 A4 0E 00 91 F6 77 26 16 09 03 C1 C9 C0 9F 0E B7 82 62 41 11 20 B6 10 C6 92 07 06 17 26 16 0B 2B D1 C8 0A 40 09 89 02 35 C1 2E 80 4E 21 49 D4 F5 04 E2 82 69 04 E2 02 69 01 69 03 90 25 A0 EF 6F 33 34 B3 BA B9 30 B1 B8 22 48 1C 00 91 E0 87 20 73 68 68 52 61 C1 81 02 71 01 34 80 80 80 80 84 80 08 E0 0F 6A 07 BB 83 98 0D 24 05 0C 18 96 04 5B 81 D8 1C C6 09 29 20 70 04 8F 84 39 30 B0 43 42 93 12 50 88 27 10 13 48 08 08 08 0B 48 02 DB CD 2D 0D EE 08 E6 96 B0 08 52 0C 82 0A 21 72 1D 3D 34 80 80 80 BA 40 E0 E4 C0 CE F2 61 07 A4 00 78 4F BC 80 1E 13 CA E0 8F 64 20 70 37 BD 58 9C 0E 40 52 00 23 C8 1E 14 81 21 15 60 81 BC C2 40 A8 82 50 20 43 40 4D 01 0A 4D 38 07 CE 43 4F A6 90 10 10 10 10 48 1E 0E 4E 56 B0 71 84 13 1C F1 90 02 98 40 9E 5A D8 48 1C 0F 2C 16 27 03 60 25 8C 16 F2 0C 68 20 61 09 84 89 70 38 85 28 24 A8 10 4E 20 26 90 10 10 10 16 90 02 B7 9A 5C 11 2E 4F 4C 2D 8E 08 92 06 B0 7D C0 12 E4 0F 77 03 98 0E 92 07 07 26 F6 07 26 16 D0 08 52 9A 22 A1 72 1A 7D 34 80 80 80 80 82 40 C1 8E 64 69 71 B4 90 38 01 23 C0 8E 80 91 21 31 2D 61 D0 A5 02 A2 0A A1 04 E2 02 69 01 01 01 69 03 80 24 7D 9D C9 85 82 40 F0 72 70 27 C1 9E 40 F1 20 44 FF 84 80 09 B5 95 BC EA 40 E6 F4 61 78 47 BD 9E 41 8D 04 0E A0 98 E7 53 A8 68 52 9A AA 12 05 25 50 B9 0D 3D 04 80 B4 80 1E 13 DE CF 72 61 6D 20 70 R19/1/9 R19/1/1 R19/1/2 R19/1/3 123W19/1/3 86 85 29 D6 54 08 E8 A9 C5 E4 34 02 69 01 69 03 83 C9 BC 10 E4 0E 6D 20 70 04 8F 90 3D 30 B8 34 BC 13 E0 8F 2F 37 40 4B 68 14 80 1C C2 40 C8 12 E0 6B 65 74 7A 86 85 2B A0 4B 90 D3 D3 48 08 08 08 08 0B 48 1B D8 9C 98 5E 98 1D 9D 6D E0 67 92 06 50 4C 48 23 7C 13 C2 14 B8 53 55 42 20 4E 20 26 90 10 10 16 90 38 02 47 C2 1C 98 5B A4 0E 0E 4C 09 F0 48 F0 13 98 25 C8 12 DC 09 20 0D 6F BD 37 9B DC 0E 8D 24 0F 07 20 7D 9C 09 1C F6 BA 90 28 15 50 93 52 55 00 21 48 24 44 94 14 B5 22 09 C4 F4 D2 02 D2 07 07 26 FB 3B 93 0B 04 81 E0 E4 E0 4F F8 19 00 8E 80 91 CF 73 28 73 49 03 01 CC 81 9F 13 12 E1 6B 02 44 81 1A 41 6F 21 A1 43 43 43 43 A1 A1 D0 D0 08 68 04 34 02 1A 02 1A 02 1A 1A 1A 1A 1A 1A 1A 1A 1D 0D 00 86 80 43 40 21 A0 10 D0 10 D0 D0 D0 D0 D0 D0 D0 D0 E8 68 04 34 02 1A 01 0D 00 86 80 86 86 86 81 2E E6 F6 42 07 03 7B D5 89 81 C9 EA 40 04 79 03 C2 90 24 22 AC 10 37 98 48 15 17 2A 04 08 68 09 A0 21 49 A7 00 7C E4 34 FA 69 01 01 01 01 04 81 E0 E4 E5 6B 07 18 41 31 CF 19 00 29 84 09 E5 AD 84 81 C0 F2 C1 62 70 36 3A 58 C1 6F 20 C6 82 06 10 98 48 97 03 88 52 82 4A 81 04 E2 02 69 01 01 01 01 69 00 2B 79 A5 C1 12 E4 F4 C2 D8 C1 12 40 D6 0F B8 02 5C 81 EE E0 E6 03 49 03 83 93 7B 03 93 85 B4 02 14 A6 88 A8 5C 86 9F 4D 20 20 20 20 20 90 30 63 99 1A 5C 6D 24 0E 00 48 F8 23 A0 24 48 4C 4B 58 04 29 40 A8 82 A8 41 38 80 9A 40 40 40 5A 40 E0 09 1F 67 72 61 60 90 3C 1C 9C 09 FF B3 C8 1E 24 08 9F F0 90 01 37 59 5B CE A4 0E 6F 46 17 84 78 19 E4 18 D0 40 EA 09 8E 75 3A 86 85 29 AA A1 20 52 55 0B 90 D3 D3 48 0B 48 01 E1 3D EC 07 26 16 D2 07 R7/0/4 R6/0/5 R5/0/6 R4/0/7 R3/0/8 R2/0/9 R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 123W1/0/5 80 20 A7 A2 28 20 A9 10 10 21 A7 D3 40 00 00 02 0E 0F FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF F3 E2 7A 02 7A AA A1 01 02 1A 7A 68 00 00 02 A1 A1 A9 83 1C F0 72 00 00 00 00 00 00 00 00 00 00 00 9F 42 50 20 A4 10 10 10 2A 2C 2A 00 00 00 05 1D 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 28 24 A8 10 10 10 10 10 20 13 D3 A0 00 00 07 A3 B3 E1 E8 07 FF FF FF FF FF FF FF FF FF FF FF FF FC 82 81 3F 3F 3F 3F 3F 3C 71 01 34 00 00 01 D0 FD 01 05 09 0D 11 15 01 FF FF FF FF FF FF FF FF FF 20 AF 58 20 20 20 20 20 C3 40 26 80 80 00 01 23 A4 24 A5 25 A6 26 A7 93 C0 00 00 00 00 00 00 00 14 D1 15 08 08 08 08 08 10 D3 E9 A0 00 00 07 4A 0A 2A 4A 60 00 00 00 00 00 00 00 00 00 00 00 00 09 F2 02 02 02 02 02 02 05 45 85 40 00 00 00 A5 40 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 05 35 54 24 D4 95 42 02 04 02 7A 04 00 00 00 29 5C 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 4D 04 A6 80 8A 81 9F 9F 38 4F 4D 00 00 00 08 58 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 57 4E 90 10 10 10 10 10 21 A0 26 80 00 00 28 21 2D 2D AE 2E 80 00 00 00 00 00 00 00 00 00 00 00 20 E4 D5 50 88 08 08 08 10 D3 E9 A0 00 00 00 C8 0F FF FF FF FF FF FF FF FF FF FF FF FF FF FF FF F9 E9 11 25 05 2D 48 80 81 0D 3D 34 00 00 00 21 7E 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 A0 54 41 54 20 20 20 20 40 4F 40 80 00 00 14 B0 03 98 80 00 00 00 00 00 00 00 00 00 00 00 00 00 14 10 15 D1 54 88 08 08 13 C8 2A 0F E7 FF F9 F9 8D 91 95 C1 10 F4 34 82 9A C1 8D A0 E6 F8 00 00 07 29 21 21 21 01 01 01 01 02 9A AA 10 00 00 00 02 A8 00 00 00 00 00 00 00 00 00 Drive idle BUSY R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/1/1 R0/1/2 R0/1/3 R0/1/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle

BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 12

acemielektron commented 2 years ago

Hello Petr, Thank you for the debug logs. After your previous comments I have been working on fddEMU core. I have mostly rewritten avrFlux, added error handling and crc-check to reads, so -hopefully- it should no longer freeze and won't write corrupted data to disk. As I have written in README.md fddEMU is a hack, but thanks to you and @ikonko now it is less hack, more a proper floppy drive emulator (By hack I mean it reads sector data from sd-card before sending the data to FDC so it doesn't stream data continuously). I am attaching a compiled version of current test feature commit 1a55561 to this post that I hope you can test. fddEMU-1a55561.zip

RaceSoft commented 2 years ago

Hello, many thank for next development of Your application. I try newest version, but without success. System (on i8272, on PC not tested yet) cannot neither boot to command prompt. The system reads only system track, but instead of show "A>" show "BDOS ERR ON A: BAD SECTOR". Old and new firmware log with booting attached. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 05.05.2022 16:43

	Hello Petr, Thank you for the debug logs. After your previous comments I have been working on fddEMU core. I have mostly rewritten avrFlux, added error handling and crc-check to reads, so -hopefully- it should no longer freeze and won't write corrupted data to disk. As I have written in README.md [https://github.com/acemielektron/fddEMU/blob/main/README.md] fddEMU is a hack, but thanks to you and @ikonko [https://github.com/ikonko] now it is less hack, more a proper floppy drive emulator (By hack I mean it reads sector data from sd-card before sending the data to FDC so it doesn't stream data continuously). I am attaching a compiled version of current test feature [https://github.com/acemielektron/fddEMU/tree/test_feature] commit 1a55561	[https://github.com/acemielektron/fddEMU/commit/1a55561a0b3db1290cb254ea36db80a7b653ecdc] to this post that I hope you can test. fddEMU-1a55561.zip [https://github.com/acemielektron/fddEMU/files/8632138/fddEMU_1a55561.hex.zip]	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1118640944], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW232KE4VFW4JH2KQC3VIPNAVANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1118640944	@github	.com>

S: Select drive P: Previous N: Next L: Load E: Eject

FS: CDD3003E2A BUSY R0/0/1 R1/0/2 R3/0/3 R5/0/4 R4/0/5 R2/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/1/1 R0/1/2 R0/1/3 R0/1/4 R0/1/5 R0/1/6 R0/1/7 R0/1/8 Drive idle BUSY R1/0/1 R1/0/2 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 R1/0/6 R1/0/7 R1/0/8 R1/0/9 Drive idle BUSY R1/0/1 R1/0/2 R1/0/3 R1/0/4 R1/0/5 Drive idle

S: Select drive P: Previous N: Next L: Load E: Eject

FS: ÍÓ>* BUSY R0/0/1 R3/0/2 R5/0/3 R2/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/0/1 R0/0/2 R0/0/3 R0/0/4 R0/0/5 R0/0/6 R0/0/7 R0/0/8 R0/0/9 R0/1/1 R0/1/2 R0/1/3 R0/1/4 R0/1/5 R0/1/6 Drive idle

acemielektron commented 2 years ago

Thank you for the fast response. I will recheck as well.

acemielektron commented 2 years ago

Ok, here comes 4db7038 Tested on PII system running win98, read/write crc check working. I hope it also works on Consul C2717 "Zbrojovacek". fddEMU-4db7038.zip

RaceSoft commented 2 years ago

Hello, many thanks for update. Booting working correctly, system is OK. But writing data to image still not working. When I experimented with Your source program, I magnified time to detect edge of signal /WRGATE to 45 instead 40, but 48 it would be even better. HD floppy have 360 RPM, high density data and waiting 20 cycles. DD floppy have 300 RPM, double density data (half of HD), and shoult therefore wait max 48 cycles ((360/300)220). Have You added some debug information in /WRGATE cycle? Original problems with drive B: stil persist. This is because the last track used before the system reset remains set - head not move to track 0. But now I do not know, how solve it. I looking into record from logical analyzer and comparing with source code of BIOS CP/M system. BIOS checking whether connected the second floppy by service RECALIBRATE. But now i do not know, how it will show on signals from FDC.When I will understand, I suggest some solution. Added name of used drive to log is super! Thanks for Your support. Have a nice day. Petr P.S.: Now is possible use fliped display ;-) . Many thanks.

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 07.05.2022 13:12

	Ok, here comes 4db7038	[https://github.com/acemielektron/fddEMU/commit/4db70380b3a6386115b0af50d4c4676e471300ca] Tested on PII system running win98, read/write crc check working. I hope it also works on Consul C2717 "Zbrojovacek". fddEMU-4db7038.zip [https://github.com/acemielektron/fddEMU/files/8644994/fddEMU-4db7038.zip]	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120189658], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW3GLNSVVG5ISFSZJ7TVIZF23ANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1120189658	@github	.com>

acemielektron commented 2 years ago

Hello @RaceSoft, thank you for the fast response.

Hello, many thanks for update. Booting working correctly, system is OK. But writing data to image still not working. When I experimented with Your source program, I magnified time to detect edge of signal /WRGATE to 45 instead 40, but 48 it would be even better. HD floppy have 360 RPM, high density data and waiting 20 cycles. DD floppy have 300 RPM, double density data (half of HD), and shoult therefore wait max 48 cycles ((360/300)220).

Both 3.5" DD and 3.5" HD floppies are 300rpm. While DD data rate is 250 kbit/second, HD data rate is 500 kbit/second. https://www.cpcwiki.eu/index.php/IBM_System_34_double_density_format explains floppy structure. Track marks and sector headers are written during formatting. When floppy controller needs to read a sector it first puts the head on correct track, it does this by checking track0 signal while moving head outwards. When track0 is triggered it knows it is on track0, then moves head to the required track. Here it starts checking sector headers. Sector headers contain track/side/sector/size information. When it finds the correct sector it reads or writes into it. Because a disk can be formatted on one controller and written on a completely different controller, headers and data also contains gaps to protect from accidentally overwriting following data structures. And due to different controllers there can be slight differences in data rates so there is a pre-amble before data structures (headers & data), usually 12 bytes of 0 where controller syncs to floppy data rate. While writing to disk after finding correct sector header, controller waits gap2(22 bytes of 0x4E) then starts writing 0s for sync, following, 3 sync bytes, data mark byte 0xFB and finally data and crc. Previous code was waiting and checking if WRITE_GATE is asserted after sending the sector header. New code is checking whether WRITE_GATE is asserted during sending these 0s. If controller tries to write a sector it should wait for those 22 gap bytes after sector header, only if controller starts sending its sync 0s early, during these gap bytes fddEMU could miss the sector written, because without enough 0s reading fails (fddEMU expects at least 10 0s). I can either shorten the gap2 to 20 bytes (or even more) -which is easier- or add check for WRITE_GATE during gap2. I will be posting the compiled version shortly.

Have You added some debug information in /WRGATE cycle?

Yes now it also writes readable chars in addition to hex values.

Original problems with drive B: stil persist. This is because the last track used before the system reset remains set - head not move to track 0. But now I do not know, how solve it.

I don't think it is related to track position. Setting track position to 0 for every access is easy, but that is not how a real floppy drive behaves. As I have explained before it has track0 signal for this. A real floppy drive head would stay put where it is last placed, it's controller's job to place head in correct track.

I looking into record from logical analyzer and comparing with source code of BIOS CP/M system. BIOS checking whether connected the second floppy by service RECALIBRATE. But now i do not know, how it will show on signals from FDC.When I will understand, I suggest some solution.

BIOS source code would be helpful for understanding how long it waits after finding the correct sector. It is the floppy controller IC that finds the sector then signals the computer to read or write data. I will be waiting your suggestions.

Added name of used drive to log is super! Thanks for Your support. Have a nice day.

Thank you for testing fddEMU. With your help fddEMU would become a better emulator that could be used on more computers.

P.S.: Now is possible use fliped display ;-) . Many thanks.

You mean "FLIP=1" Ok, will do so.

RaceSoft commented 2 years ago

Hello, OK, with RPM on HD floppy is my mistake. Sorry. But when I increased waiting to /WRGATE to 45, program enter at least to "WRITE" function and freeze on reading data from system. I wait for new FW version. I maked log file with drive B:. When I run any program from drive B:, head position change and stay on last position - in LOG on track 13. After RESET of system I will command DIR B: and in log is visible read from last head position without return to track 0. I tested FDC (second working PCB with connectors for 5 1/4" FDD 360kB - I will add foto to Google gallery). In records from logical analyzer I found diference betwen real FDD and fddEMU - signal TRK00 still active without regardless of the state /DS0. When /DS1 actived, FDC read /TRK00=0 (track 0 is set) and do not move with head (reset internal track position/counter). In new log is small mistake - instead number sector 1 is write number sector 10. In cycle /WRGATE I thought info about individual called parts - generate sector head, read data from system, write data do SD... Attachments: EMU_BOOT - boot system with fddEMU, FDD_BOOT - boot systm with real FDDs Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 08.05.2022 07:17

	Hello @RaceSoft [https://github.com/RaceSoft], thank you for the fast response.
	Hello, many thanks for update. Booting working correctly, system is OK. But writing data to image still not working When I experimented with Your source program, I magnified time to detect edge of signal /WRGATE to 45 instead 40, but 48 it would be even better. HD floppy have 360 RPM, high density data and waiting 20 cycles. DD floppy have 300 RPM, double density data (half of HD), and shoult therefore wait max 48 cycles ((360/300)_2_20).

Both 3.5" DD and 3.5" HD floppies are 300rpm. While DD data rate is 250 kbit/second, HD data rate is 500 kbit/second. https://www.cpcwiki.eu/index.php/IBM_System_34_double_density_format [https://www.cpcwiki.eu/index.php/IBM_System_34_double_density_format] explains floppy structure. Track marks and sector headers are written during formatting. When floppy controller needs to read a sector it first puts the head on correct track, it does this by checking track0 signal while moving head outwards. When track0 is triggered it knows it is on track0, then moves head to the required track. Here it starts checking sector headers Sector headers contain track/side/sector/size information. When it finds the correct sector it reads or writes into it. Because a disk can be formatted on one controller and written on a completely different controller, headers and data also contains gaps to protect from accidentally overwriting following data structures. And due to different controllers there can be slight differences in data rates so there is a pre-amble
before data structures (headers & data), usually 12 bytes of 0 where controller syncs to floppy data rate. While writing to disk after finding correct sector header, controller waits gap2(22 bytes of 0x4E) then starts writing 0s for sync, following, 3 sync bytes, data mark byte 0xFB
and finally data and crc. Previous code was waiting and checking if WRITE_GATE is asserted after sending the sector header. New code is checking whether WRITE_GATE is asserted during sending these 0s. If controller tries to write a sector it should wait for those 22 gap bytes after sector header, only if controller starts sending its sync 0s early, during these gap bytes fddEMU could miss the sector written, because without enough 0s reading fails (fddEMU expects at least 10 0s). I can either shorten the gap2 to 20 bytes (or even more) -which is easier- or add check for WRITE_GATE during gap2. I will be posting the compiled version shortly.
	Have You added some debug information in /WRGATE cycle?

Yes now it also writes readable chars in addition to hex values.
	Original problems with drive B: stil persist. This is because the last track used before the system reset remains set - head not move to track 0. But now I do not know, how solve it.

I don't think it is related to track position. Setting track position to 0 for every access is easy, but that is not how a real floppy drive behaves. As I have explained before it has track0 signal for this. A real floppy drive head would stay put where it is last placed, it's controller's job to place head in correct track.
	I looking into record from logical analyzer and comparing with source code of BIOS CP/M system. BIOS checking whether connected the second floppy by service RECALIBRATE. But now i do not know, how it will show on signals from FDC.When I will understand, I suggest some solution.

BIOS source code would be helpful for understanding how long it waits after finding the correct sector. It is the floppy controller IC that finds the sector then signals the computer to read or write data. I will be waiting your suggestions.
	Added name of used drive to log is super! Thanks for Your support. Have a nice day.

Thank you for testing fddEMU. With your help fddEMU would become a better emulator that could be used on more computers.
	P.S.: Now is possible use fliped display ;-) . Many thanks.

You mean "FLIP=1" Ok, will do so.
—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120352342], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW5UCI4KPD6T7RNGLA3VI5FAFANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1120352342
@github
.com>

S: Select drive P: Previous N: Next L: Load E: Eject

FS: ÍÓ> s A: BOOT.IMG C40H2S9 B: No disk Selected Drive A s A: BOOT.IMG C40H2S9 B: No disk Selected Drive B l>Loading C2717-09.DCZ FS: ÍÓ> C40H2S9 BUSY A:R0/0/1 A:R0/1/2 A:R0/1/3 A:R0/1/4 A:R0/1/5 A:R0/1/6 A:R0/1/7 A:R0/1/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 Drive idle BUSY A:R0/0/2 A:R0/0/2 A:R2/0/3 A:R5/0/4 A:R4/0/5 A:R2/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/1/2 A:R0/1/3 A:R0/1/4 A:R0/1/5 A:R0/1/6 A:R0/1/7 Drive idle BUSY A:R0/1/8 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 A:R1/0/6 A:R1/0/7 A:R1/0/8 A:R1/0/9 Drive idle BUSY A:R1/0/10 A:R1/0/2 A:R1/0/3 A:R1/0/4 Drive idle BUSY B:R1/0/5 Drive idle BUSY B:R1/0/2 B:R1/0/2 B:R1/0/3 B:R1/0/4 B:R1/0/5 Drive idle BUSY B:R1/0/6 B:R1/0/2 B:R1/0/3 B:R1/0/4 B:R1/0/5 B:R1/0/6 B:R1/0/7 B:R1/0/8 B:R1/0/9 Drive idle BUSY B:R1/0/10 B:R1/0/2 B:R1/0/3 B:R1/0/4 Drive idle BUSY B:R1/0/5 Drive idle BUSY B:R1/0/2 B:R9/1/2 Drive idle BUSY B:R9/1/3 B:R9/1/2 B:R9/1/3 B:R9/1/4 B:R9/1/5 B:R9/1/6 Drive idle BUSY B:R9/1/7 Drive idle BUSY B:R10/0/2 B:R10/0/2 B:R10/0/3 B:R10/0/4 B:R10/0/5 Drive idle BUSY B:R10/0/6 B:R10/0/2 B:R10/0/3 B:R10/0/4 B:R10/0/5 B:R10/0/6 B:R10/0/7 B:R10/0/8 B:R10/0/9 Drive idle BUSY B:R10/0/10 B:R10/0/2 B:R10/0/3 B:R10/0/4 Drive idle BUSY B:R10/0/5 B:R10/0/2 B:R10/0/3 B:R10/0/4 B:R10/0/5 B:R10/0/6 B:R10/0/7 B:R10/0/8 Drive idle BUSY B:R10/0/9 B:R10/0/2 B:R10/0/3 Drive idle BUSY B:R10/0/4 B:R10/0/2 B:R10/0/3 B:R10/0/4 B:R10/0/5 B:R10/0/6 B:R10/0/7 Drive idle BUSY B:R10/0/8 B:R10/0/2 Drive idle BUSY B:R10/0/3 B:R10/0/2 B:R10/0/3 B:R10/0/4 B:R10/0/5 B:R10/0/6 Drive idle BUSY B:R10/0/7 Drive idle BUSY B:R10/1/2 B:R10/1/2 B:R10/1/3 B:R10/1/4 B:R10/1/5 Drive idle BUSY B:R10/1/6 B:R10/1/2 B:R10/1/3 B:R10/1/4 B:R10/1/5 B:R10/1/6 B:R10/1/7 B:R10/1/8 B:R10/1/9 Drive idle BUSY B:R10/1/10 B:R10/1/2 B:R10/1/3 B:R10/1/4 Drive idle BUSY B:R10/1/5 B:R10/1/2 B:R10/1/3 B:R10/1/4 B:R10/1/5 B:R10/1/6 B:R10/1/7 B:R10/1/8 Drive idle BUSY B:R10/1/9 B:R10/1/2 B:R10/1/3 Drive idle BUSY B:R10/1/4 B:R10/1/2 B:R10/1/3 B:R10/1/4 B:R10/1/5 B:R10/1/6 B:R10/1/7 Drive idle BUSY B:R10/1/8 B:R10/1/2 Drive idle BUSY B:R10/1/3 B:R10/1/2 B:R10/1/3 B:R10/1/4 B:R10/1/5 B:R10/1/6 Drive idle BUSY B:R10/1/7 Drive idle BUSY B:R11/0/2 B:R11/0/2 B:R11/0/3 B:R11/0/4 B:R11/0/5 Drive idle BUSY B:R11/0/6 B:R11/0/2 B:R11/0/3 B:R11/0/4 B:R11/0/5 B:R11/0/6 B:R11/0/7 B:R11/0/8 B:R11/0/9 Drive idle BUSY B:R11/0/10 B:R11/0/2 B:R11/0/3 B:R11/0/4 Drive idle BUSY B:R11/0/5 B:R11/0/2 B:R11/0/3 B:R11/0/4 B:R11/0/5 B:R11/0/6 B:R11/0/7 B:R11/0/8 Drive idle BUSY B:R11/0/9 B:R11/0/2 B:R11/0/3 Drive idle BUSY B:R11/0/4 B:R11/0/2 B:R11/0/3 B:R11/0/4 B:R11/0/5 B:R11/0/6 B:R11/0/7 Drive idle BUSY B:R11/0/8 B:R11/0/2 Drive idle BUSY B:R11/0/3 B:R11/0/2 B:R11/0/3 B:R11/0/4 B:R11/0/5 B:R11/0/6 Drive idle BUSY B:R11/0/7 Drive idle BUSY B:R11/1/2 B:R11/1/2 B:R11/1/3 B:R11/1/4 B:R11/1/5 Drive idle BUSY B:R11/1/6 B:R11/1/2 B:R11/1/3 B:R11/1/4 B:R11/1/5 B:R11/1/6 B:R11/1/7 B:R11/1/8 B:R11/1/9 Drive idle BUSY B:R11/1/10 Drive idle BUSY B:R1/0/2 B:R11/1/2 B:R11/1/3 B:R11/1/4 Drive idle BUSY B:R11/1/5 B:R11/1/2 B:R11/1/3 B:R11/1/4 B:R11/1/5 B:R11/1/6 B:R11/1/7 B:R11/1/8 Drive idle BUSY B:R11/1/9 B:R11/1/2 B:R11/1/3 Drive idle BUSY B:R11/1/4 B:R11/1/2 B:R11/1/3 B:R11/1/4 B:R11/1/5 B:R11/1/6 B:R11/1/7 Drive idle BUSY B:R11/1/8 B:R11/1/2 Drive idle BUSY B:R11/1/3 B:R11/1/2 B:R11/1/3 B:R11/1/4 B:R11/1/5 B:R11/1/6 Drive idle BUSY B:R11/1/7 Drive idle BUSY B:R12/0/2 B:R12/0/2 B:R12/0/3 B:R12/0/4 B:R12/0/5 Drive idle BUSY B:R12/0/6 B:R12/0/2 B:R12/0/3 B:R12/0/4 B:R12/0/5 B:R12/0/6 B:R12/0/7 B:R12/0/8 B:R12/0/9 Drive idle BUSY B:R12/0/10 B:R12/0/2 B:R12/0/3 B:R12/0/4 Drive idle BUSY B:R12/0/5 B:R12/0/2 B:R12/0/3 B:R12/0/4 B:R12/0/5 B:R12/0/6 B:R12/0/7 B:R12/0/8 Drive idle BUSY B:R12/0/9 B:R12/0/2 B:R12/0/3 Drive idle BUSY B:R12/0/4 B:R12/0/2 B:R12/0/3 B:R12/0/4 B:R12/0/5 B:R12/0/6 B:R12/0/7 Drive idle BUSY B:R12/0/8 B:R12/0/2 Drive idle BUSY B:R12/0/3 B:R12/0/2 B:R12/0/3 B:R12/0/4 B:R12/0/5 B:R12/0/6 Drive idle BUSY B:R12/0/7 Drive idle BUSY B:R12/1/2 B:R12/1/2 B:R12/1/3 B:R12/1/4 B:R12/1/5 Drive idle BUSY B:R12/1/6 B:R12/1/2 B:R12/1/3 B:R12/1/4 B:R12/1/5 B:R12/1/6 B:R12/1/7 B:R12/1/8 B:R12/1/9 Drive idle BUSY B:R12/1/10 B:R12/1/2 B:R12/1/3 B:R12/1/4 Drive idle BUSY B:R12/1/5 B:R12/1/2 B:R12/1/3 B:R12/1/4 B:R12/1/5 B:R12/1/6 B:R12/1/7 B:R12/1/8 Drive idle BUSY B:R12/1/9 B:R12/1/2 B:R12/1/3 Drive idle BUSY B:R12/1/4 B:R12/1/2 B:R12/1/3 B:R12/1/4 B:R12/1/5 B:R12/1/6 B:R12/1/7 Drive idle BUSY B:R12/1/8 B:R12/1/2 Drive idle BUSY B:R12/1/3 B:R12/1/2 B:R12/1/3 B:R12/1/4 B:R12/1/5 B:R12/1/6 Drive idle --------------------SYSTEM RESET----------------------- BUSY A:R12/1/7 A:R0/0/2 A:R2/0/3 A:R4/0/4 A:R4/0/5 A:R2/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/1/2 A:R0/1/3 A:R0/1/4 A:R0/1/5 A:R0/1/6 A:R0/1/7 Drive idle BUSY A:R0/1/8 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 A:R1/0/6 A:R1/0/7 A:R1/0/8 A:R1/0/9 Drive idle BUSY A:R1/0/10 A:R1/0/2 A:R1/0/3 A:R1/0/4 Drive idle BUSY B:R1/0/5 B:R13/0/2 B:R13/0/3 B:R13/0/4 B:R13/0/5 B:R13/0/6 B:R13/0/7 B:R13/0/8 B:R13/0/9 B:R13/0/10 B:R13/0/2 B:R13/0/3 B:R13/0/4 B:R13/0/5 B:R13/0/6 B:R13/0/7 B:R13/0/8 B:R13/0/9 B:R13/0/10 B:R13/0/2 B:R13/0/3 B:R13/0/4 B:R13/0/5 B:R13/0/6 B:R13/0/7 B:R13/0/8 B:R13/0/9 B:R13/0/10 B:R13/0/2 B:R13/0/3 B:R13/0/4 B:R13/0/5 B:R13/0/6 B:R13/0/7 B:R13/0/8 B:R13/0/9 B:R13/0/10 B:R13/0/2 B:R13/0/3 B:R13/0/4 B:R13/0/5 B:R13/0/6 B:R13/0/7 B:R13/0/8 B:R13/0/9 B:R13/0/10 B:R13/0/2 B:R13/0/3 B:R13/0/4 B:R13/0/5 B:R13/0/6 B:R13/0/7 B:R13/0/8 B:R13/0/9 B:R13/0/10 B:R13/0/2 B:R13/0/3 B:R13/0/4 B:R13/0/5 B:R13/0/6 B:R13/0/7 B:R13/0/8 B:R13/0/9 B:R13/0/10 Drive idle -------------------BDOS ERR B:----------------------

acemielektron commented 2 years ago

here is the promised fddemu.zip I have reduced gap2 bytes 21 to 18. If Consul C2717 is asserting WRITE_GATE early rather than late this should catch it. Otherwise increased wait for WRITE_GATE should have solved the problem. I am guessing that Consul C2717 sometimes asserting WRITE_GATE early and sometimes late on a physical floppy gap2(post header - pre sector) and gap3(post sector) should account for this behavior. Let me know if I'm on the right track.

acemielektron commented 2 years ago

Sorry, after reading your next message and looking at logs I understood what is happening with drive B. Because drive change is happening at interrupt, emulation loop is not checking which drive it is currently emulating. This doesn't happen with pc, so I didn't see this before. Consul C2717 or rather floppy drive controller is not releasing drive select lines. So even you change the select line same drive is running, track and sector stays the same. I patched this, but not tested yet. Here is the compiled fddemu.zip.

And thank you, this is great progress.

acemielektron commented 2 years ago

Here are the changes c1a25ed

RaceSoft commented 2 years ago

Thanks for fast response. I try new version, but without success. Edge /WRGATE still not successfully detected. I try program COPY for copying floppy sector by sector. First read 4 track from source disk and second writing 4 readed track to destination disk. But track 0 still untouched, not damaged. When i try write file to disk, time to time is /WRGATE detected, but finally is damaged directory structure. Log for command "SAVE 5 T.MEM" is attached.

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 08.05.2022 10:43

	here is the promised fddemu.zip [https://github.com/acemielektron/fddEMU/files/8646642/fddemu.zip] I have reduced gap2 bytes 21 to 18. If Consul C2717	is asserting WRITE_GATE early rather than late this should catch it. Otherwise increased wait for WRITE_GATE should have solved the problem. I am guessing that Consul C2717	sometimes asserting WRITE_GATE early and sometimes late on a physical floppy gap2(post header - pre sector) and gap3(post sector) should account for this behavior. Let me know if I'm on the right track.	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120376119], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW7OZGJDGC73NILRVUDVI55CPANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1120376119	@github	.com>

S: Select drive P: Previous N: Next L: Load E: Eject

FS: ÍÓ>* BUSY A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/1/2 A:R0/1/3 A:R0/1/4 A:R0/1/5 A:R0/1/6 A:R0/1/7 Drive idle BUSY A:R0/1/8 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 A:R1/0/6 A:R1/0/7 A:R1/0/8 A:R1/0/9 Drive idle BUSY A:R1/0/10 A:R1/0/2 A:R1/0/3 A:R1/0/4 Drive idle BUSY A:R1/0/5 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 A:R1/0/6 A:R1/0/7 A:R1/0/8 A:R1/0/9 Drive idle BUSY A:R1/0/10 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 CRC expected: CD48 received: 0000 CRC error! B:W1/0/6 0000: 00 4D 40 44 50 41 52 20 20 40 27 A6 80 00 00 04 .@. @'..... 0010: 19 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 0020: 00 26 27 D1 D3 EA AA 84 04 08 68 04 D0 00 00 05 .&'.......h..... 0030: 40 21 A8 18 DC 07 84 FF FF FF FF FF FF FF FF FF @!.............. 0040: FF FF 3F A1 28 10 52 08 08 08 15 16 15 00 00 00 ..?.(.R......... 0050: 02 8E 80 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 0060: 00 00 14 12 54 08 08 08 08 08 10 D3 D3 40 00 00 ....@. 0070: 0E 8E CF 87 A7 E0 00 00 00 00 00 00 00 00 00 00 ................ 0080: 00 00 05 05 72 02 02 02 02 02 00 E2 7D 34 00 00 ....r.......}4.. 0090: 01 D0 FE 80 82 84 86 88 8A 8C 00 00 00 00 00 00 ................ 00A0: 00 00 00 A0 AE B0 40 40 40 40 41 80 4F 40 80 80 ......@@@@@. 00B0: 00 01 23 A4 24 A5 25 D3 13 53 93 E0 00 00 00 00 ..#.$.%..S...... 00C0: 00 00 00 0A 68 8A 84 04 04 04 04 08 68 09 A0 00 ....h.......h... 00D0: 00 07 4A 0A 2A 4A 07 FF FF FF FF FF FF FF FF FF ..J.J.......... 00E0: FF FF FF F9 42 02 02 02 02 02 02 04 D4 54 D0 00 ....B........T.. 00F0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 0100: 00 00 00 05 35 54 24 D4 95 42 02 04 02 7A 04 00 ....5T$..B...z.. 0110: 00 00 29 5C 00 00 00 00 00 00 00 00 00 00 00 00 ..)............ 0120: 00 00 00 01 4D 65 4D 00 8A 80 CF CF 9C 40 4D 00 ....**@. 0130: 00 00 08 41 FF FF FF FF FF FF FF FF FF FF FF FF ...A............ 0140: FF FF FF FF C8 13 48 08 08 08 08 08 10 D3 D3 40 ......H........@ 0150: 00 00 14 16 56 96 0B 8B D0 00 00 00 00 00 00 00 ....V........... 0160: 00 00 00 00 05 85 35 54 22 02 02 02 04 02 7A 74 ......5T".....zt 0170: 00 00 00 01 3C 00 00 00 00 00 00 00 00 00 00 00 ....<........... 0180: 00 00 00 00 00 B4 88 92 82 96 A4 40 40 86 80 4D ...........@@..M 0190: 00 00 00 08 40 7F FF FF FF FF FF FF FF FF FF FF ....@........... 01A0: FF FF FF FF FF 90 2A 20 AA 10 10 10 10 21 A7 A0 ...... .....!.. 01B0: 40 00 00 0A 58 01 CC 40 00 00 00 00 00 00 00 00 @...**@.** 01C0: 00 00 00 00 00 0A 08 0A E8 AA 44 04 04 09 C8 2A ..........D.... 01D0: C0 20 00 08 E0 C6 46 56 04 43 43 4B 53 5B 06 35 . ....FV.CCKS[.5 01E0: C0 8F 00 00 00 E5 24 24 24 20 20 20 20 20 53 55 ......$$$ SU 01F0: 42 00 00 00 00 55 00 00 00 00 00 00 00 00 00 00 B....U.......... A:R1/0/6 A:R15/0/7 A:R17/0/8 A:R19/0/9 A:R19/0/10 A:R19/0/2 A:R19/0/3 A:R19/0/4 A:R19/0/5 A:R19/0/6 A:R19/0/7 A:R19/0/8 A:R19/0/9 A:R19/0/10 A:R19/1/2 A:R19/1/3 A:R19/1/4

acemielektron commented 2 years ago

Thank you for the logs. I will try to terminate gap bytes as soon as WRITE_GATE is detected. I have sent another compiled fw addressing drive B issue in response to your second (previous) message. Were you able to get it ? I said FDC is probably not releasing select lines. But if FDC is not releasing select lines it wouldn't return to main screen, it would show busy on the screen continuously. Is that so ? I will try to implement these changes and send a new fw as soon as I return home.

On Sun, May 8, 2022, 12:52 RaceSoft @.***> wrote:

Thanks for fast response. I try new version, but without success. Edge /WRGATE still not successfully detected. I try program COPY for copying floppy sector by sector. First read 4 track from source disk and second writing 4 readed track to destination disk. But track 0 still untouched, not damaged. When i try write file to disk, time to time is /WRGATE detected, but finally is damaged directory structure. Log for command "SAVE 5 T.MEM" is attached.

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 08.05.2022 10:43

here is the promised fddemu.zip [ https://github.com/acemielektron/fddEMU/files/8646642/fddemu.zip] I have reduced gap2 bytes 21 to 18. If Consul C2717 is asserting WRITE_GATE early rather than late this should catch it. Otherwise increased wait for WRITE_GATE should have solved the problem. I am guessing that Consul C2717 sometimes asserting WRITE_GATE early and sometimes late on a physical floppy gap2(post header - pre sector) and gap3(post sector) should account for this behavior. Let me know if I'm on the right track. —Reply to this email directly, view it on GitHub [ https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120376119], or unsubscribe [ https://github.com/notifications/unsubscribe-auth/AY5AEW7OZGJDGC73NILRVUDVI55CPANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1120376119 @github .com>

fddEMU (c) 2021 Acemi Elektronikci

S: Select drive P: Previous N: Next L: Load E: Eject

FS: ÍÓ>* BUSY A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/10 A:R0/1/2 A:R0/1/3 A:R0/1/4 A:R0/1/5 A:R0/1/6 A:R0/1/7 Drive idle BUSY A:R0/1/8 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 A:R1/0/6 A:R1/0/7 A:R1/0/8 A:R1/0/9 Drive idle BUSY A:R1/0/10 A:R1/0/2 A:R1/0/3 A:R1/0/4 Drive idle BUSY A:R1/0/5 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 A:R1/0/6 A:R1/0/7 A:R1/0/8 A:R1/0/9 Drive idle BUSY A:R1/0/10 Drive idle BUSY A:R1/0/2 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 Drive idle BUSY A:R1/0/6 A:R1/0/2 A:R1/0/3 A:R1/0/4 A:R1/0/5 CRC expected: CD48 received: 0000 CRC error! B:W1/0/6 0000: 00 4D 40 44 50 41 52 20 20 40 27 A6 80 00 00 04 .@. @'..... 0010: 19 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 0020: 00 26 27 D1 D3 EA AA 84 04 08 68 04 D0 00 00 05 .&'.......h..... 0030: 40 21 A8 18 DC 07 84 FF FF FF FF FF FF FF FF FF @!.............. 0040: FF FF 3F A1 28 10 52 08 08 08 15 16 15 00 00 00 ..?.(.R......... 0050: 02 8E 80 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 0060: 00 00 14 12 54 08 08 08 08 08 10 D3 D3 40 00 00 ....@. 0070: 0E 8E CF 87 A7 E0 00 00 00 00 00 00 00 00 00 00 ................ 0080: 00 00 05 05 72 02 02 02 02 02 00 E2 7D 34 00 00 ....r.......}4.. 0090: 01 D0 FE 80 82 84 86 88 8A 8C 00 00 00 00 00 00 ................ 00A0: 00 00 00 A0 AE B0 40 40 40 40 41 80 4F 40 80 80 ......@@@@@. 00B0: 00 01 23 A4 24 A5 25 D3 13 53 93 E0 00 00 00 00 ..#.$.%..S...... 00C0: 00 00 00 0A 68 8A 84 04 04 04 04 08 68 09 A0 00 ....h.......h... 00D0: 00 07 4A 0A 2A 4A 07 FF FF FF FF FF FF FF FF FF ..J.J.......... 00E0: FF FF FF F9 42 02 02 02 02 02 02 04 D4 54 D0 00 ....B........T.. 00F0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ 0100: 00 00 00 05 35 54 24 D4 95 42 02 04 02 7A 04 00 ....5T$..B...z.. 0110: 00 00 29 5C 00 00 00 00 00 00 00 00 00 00 00 00 ..)............ 0120: 00 00 00 01 4D 65 4D 00 8A 80 CF CF 9C 40 4D 00 ....**@. 0130: 00 00 08 41 FF FF FF FF FF FF FF FF FF FF FF FF ...A............ 0140: FF FF FF FF C8 13 48 08 08 08 08 08 10 D3 D3 40 ......H........@ 0150: 00 00 14 16 56 96 0B 8B D0 00 00 00 00 00 00 00 ....V........... 0160: 00 00 00 00 05 85 35 54 22 02 02 02 04 02 7A 74 ......5T".....zt 0170: 00 00 00 01 3C 00 00 00 00 00 00 00 00 00 00 00 ....<........... 0180: 00 00 00 00 00 B4 88 92 82 96 A4 40 40 86 80 4D ...........@@..M 0190: 00 00 00 08 40 7F FF FF FF FF FF FF FF FF FF FF ....@........... 01A0: FF FF FF FF FF 90 2A 20 AA 10 10 10 10 21 A7 A0 ...... .....!.. 01B0: 40 00 00 0A 58 01 CC 40 00 00 00 00 00 00 00 00 @...**@.** 01C0: 00 00 00 00 00 0A 08 0A E8 AA 44 04 04 09 C8 2A ..........D.... 01D0: C0 20 00 08 E0 C6 46 56 04 43 43 4B 53 5B 06 35 . ....FV.CCKS[.5 01E0: C0 8F 00 00 00 E5 24 24 24 20 20 20 20 20 53 55 ......$$$ SU 01F0: 42 00 00 00 00 55 00 00 00 00 00 00 00 00 00 00 B....U.......... A:R1/0/6 A:R15/0/7 A:R17/0/8 A:R19/0/9 A:R19/0/10 A:R19/0/2 A:R19/0/3 A:R19/0/4 A:R19/0/5 A:R19/0/6 A:R19/0/7 A:R19/0/8 A:R19/0/9 A:R19/0/10 A:R19/1/2 A:R19/1/3 A:R19/1/4

— Reply to this email directly, view it on GitHub https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120386533, or unsubscribe https://github.com/notifications/unsubscribe-auth/AAM2CIQBHIKCOGQVGZN4UK3VI6FFPANCNFSM5UNF5XPQ . You are receiving this because you modified the open/close state.Message ID: @.***>

RaceSoft commented 2 years ago

I tested last FW, but nothing change in result - drive B: is still remember last used track and not reset this after RECALIBRATE. Tomorrow I make record from logical analyzer. Sorry today I do not have power make some next measuring. I had relatively hard work in our forrest and have it is enough. I will write to you tomorrow. IMHO, if no signal / DSx is active, fddEMU should put ALL output signals in an inactive state - ie in log.1 - stop output /RDATA, /INDEX, /TRK00, .... In the previous version it this was not the case and when active / DS1 the status for active / DS0 was actually read. I do not know, what the signals look like now. Many thank you for your patience. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 08.05.2022 12:37

	Thank you for the logs. I will try to terminate gap bytes as soon as WRITE_GATE is detected. I have sent another compiled fw addressing drive B issue in response to your second (previous) message. Were you able to get it ? I said FDC is probably not releasing select lines. But if FDC is not releasing select lines it wouldn't return to main screen, it would show busy on the screen continuously. Is that so ? I will try to implement these changes and send a new fw as soon as I return home. On Sun, May 8, 2022, 12:52 RaceSoft @.> wrote: > Thanks for fast response. I try new version, but without success. Edge > /WRGATE still not successfully detected. I try program COPY for copying > floppy sector by sector. First read 4 track from source disk and second > writing 4 readed track to destination disk. But track 0 still untouched, > not damaged. When i try write file to disk, time to time is /WRGATE > detected, but finally is damaged directory structure. Log for command "SAVE > 5 T.MEM" is attached. > > -------- Původní zpráva ------- > Od: Acemi Elektronikci @.> > Komu: acemielektron/fddEMU @.***> > Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) > Datum: 08.05.2022 10:43 > >	>	here is the promised fddemu.zip [ > https://github.com/acemielektron/fddEMU/files/8646642/fddemu.zip] I have > reduced gap2 bytes 21 to 18. If Consul C2717 >	is asserting WRITE_GATE early rather than late this should catch it. > Otherwise increased wait for WRITE_GATE should have solved the problem. I > am guessing that Consul C2717 >	sometimes asserting WRITE_GATE early and sometimes late on a physical > floppy gap2(post header - pre sector) and gap3(post sector) should account > for this behavior. Let me know if I'm on the right track. >	—Reply to this email directly, view it on GitHub [ > https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120376119], > or unsubscribe [ > https://github.com/notifications/unsubscribe-auth/AY5AEW7OZGJDGC73NILRVUDVI55CPANCNFSM5UNF5XPQ].You > are receiving this because you were mentioned.Message ID: > <acemielektron/fddEMU/pull/21/c1120376119 >	@github >	.com> >	>	> > > fddEMU (c) 2021 Acemi Elektronikci > > S: Select drive > P: Previous > N: Next > L: Load > E: Eject > > FS: ÍÓ>* > BUSY > A:R0/0/1 > A:R0/0/2 > A:R0/0/3 > A:R0/0/4 > A:R0/0/5 > A:R0/0/6 > A:R0/0/7 > A:R0/0/8 > A:R0/0/9 > A:R0/0/10 > A:R0/0/2 > A:R0/0/3 > A:R0/0/4 > A:R0/0/5 > A:R0/0/6 > A:R0/0/7 > A:R0/0/8 > A:R0/0/9 > A:R0/0/10 > A:R0/0/2 > A:R0/0/3 > A:R0/0/4 > A:R0/0/5 > A:R0/0/6 > A:R0/0/7 > A:R0/0/8 > A:R0/0/9 > A:R0/0/10 > A:R0/0/2 > A:R0/0/3 > A:R0/0/4 > A:R0/0/5 > A:R0/0/6 > A:R0/0/7 > A:R0/0/8 > A:R0/0/9 > A:R0/0/10 > A:R0/1/2 > A:R0/1/3 > A:R0/1/4 > A:R0/1/5 > A:R0/1/6 > A:R0/1/7 > Drive idle > BUSY > A:R0/1/8 > Drive idle > BUSY > A:R1/0/2 > A:R1/0/2 > A:R1/0/3 > A:R1/0/4 > A:R1/0/5 > Drive idle > BUSY > A:R1/0/6 > A:R1/0/2 > A:R1/0/3 > A:R1/0/4 > A:R1/0/5 > A:R1/0/6 > A:R1/0/7 > A:R1/0/8 > A:R1/0/9 > Drive idle > BUSY > A:R1/0/10 > A:R1/0/2 > A:R1/0/3 > A:R1/0/4 > Drive idle > BUSY > A:R1/0/5 > Drive idle > BUSY > A:R1/0/2 > A:R1/0/2 > A:R1/0/3 > A:R1/0/4 > A:R1/0/5 > Drive idle > BUSY > A:R1/0/6 > A:R1/0/2 > A:R1/0/3 > A:R1/0/4 > A:R1/0/5 > A:R1/0/6 > A:R1/0/7 > A:R1/0/8 > A:R1/0/9 > Drive idle > BUSY > A:R1/0/10 > Drive idle > BUSY > A:R1/0/2 > A:R1/0/2 > A:R1/0/3 > A:R1/0/4 > A:R1/0/5 > Drive idle > BUSY > A:R1/0/6 > A:R1/0/2 > A:R1/0/3 > A:R1/0/4 > A:R1/0/5 > CRC expected: CD48 received: 0000 > CRC error! > B:W1/0/6 > 0000: 00 4D 40 44 50 41 52 20 20 40 27 A6 80 00 00 04 .@. @'..... > 0010: 19 80 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ > 0020: 00 26 27 D1 D3 EA AA 84 04 08 68 04 D0 00 00 05 .&'.......h..... > 0030: 40 21 A8 18 DC 07 84 FF FF FF FF FF FF FF FF FF @!.............. > 0040: FF FF 3F A1 28 10 52 08 08 08 15 16 15 00 00 00 ..?.(.R......... > 0050: 02 8E 80 00 00 00 00 00 00 00 00 00 00 00 00 00 ................ > 0060: 00 00 14 12 54 08 08 08 08 08 10 D3 D3 40 00 00 ....@. > 0070: 0E 8E CF 87 A7 E0 00 00 00 00 00 00 00 00 00 00 ................ > 0080: 00 00 05 05 72 02 02 02 02 02 00 E2 7D 34 00 00 ...r.......}4.. > 0090: 01 D0 FE 80 82 84 86 88 8A 8C 00 00 00 00 00 00 ............... > 00A0: 00 00 00 A0 AE B0 40 40 40 40 41 80 4F 40 80 80 > .....@@@@@. > 00B0: 00 01 23 A4 24 A5 25 D3 13 53 93 E0 00 00 00 00 ..#.$.%..S...... > 00C0: 00 00 00 0A 68 8A 84 04 04 04 04 08 68 09 A0 00 ...h.......h... > 00D0: 00 07 4A 0A 2A 4A 07 FF FF FF FF FF FF FF FF FF ..JJ.......... > 00E0: FF FF FF F9 42 02 02 02 02 02 02 04 D4 54 D0 00 ....B.......T.. > 00F0: 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 ............... > 0100: 00 00 00 05 35 54 24 D4 95 42 02 04 02 7A 04 00 ....5T$..B...z.. > 0110: 00 00 29 5C 00 00 00 00 00 00 00 00 00 00 00 00 ..)........... > 0120: 00 00 00 01 4D 65 4D 00 8A 80 CF CF 9C 40 4D 00 ....@. > 0130: 00 00 08 41 FF FF FF FF FF FF FF FF FF FF FF FF ...A............ > 0140: FF FF FF FF C8 13 48 08 08 08 08 08 10 D3 D3 40 ......H........@ > 0150: 00 00 14 16 56 96 0B 8B D0 00 00 00 00 00 00 00 ....V........... > 0160: 00 00 00 00 05 85 35 54 22 02 02 02 04 02 7A 74 ......5T".....zt > 0170: 00 00 00 01 3C 00 00 00 00 00 00 00 00 00 00 00 ....<........... > 0180: 00 00 00 00 00 B4 88 92 82 96 A4 40 40 86 80 4D ...........@@..M > 0190: 00 00 00 08 40 7F FF FF FF FF FF FF FF FF FF FF ....@........... > 01A0: FF FF FF FF FF 90 2A 20 AA 10 10 10 10 21 A7 A0 ...... .....!.. > 01B0: 40 00 00 0A 58 01 CC 40 00 00 00 00 00 00 00 00 @...@. > 01C0: 00 00 00 00 00 0A 08 0A E8 AA 44 04 04 09 C8 2A ..........D.... > 01D0: C0 20 00 08 E0 C6 46 56 04 43 43 4B 53 5B 06 35 . ....FV.CCKS[.5 > 01E0: C0 8F 00 00 00 E5 24 24 24 20 20 20 20 20 53 55 ......$$$ SU > 01F0: 42 00 00 00 00 55 00 00 00 00 00 00 00 00 00 00 B....U.......... > A:R1/0/6 > A:R15/0/7 > A:R17/0/8 > A:R19/0/9 > A:R19/0/10 > A:R19/0/2 > A:R19/0/3 > A:R19/0/4 > A:R19/0/5 > A:R19/0/6 > A:R19/0/7 > A:R19/0/8 > A:R19/0/9 > A:R19/0/10 > A:R19/1/2 > A:R19/1/3 > A:R19/1/4 > > — > Reply to this email directly, view it on GitHub > https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120386533, > or unsubscribe > https://github.com/notifications/unsubscribe-auth/AAM2CIQBHIKCOGQVGZN4UK3VI6FFPANCNFSM5UNF5XPQ > . > You are receiving this because you modified the open/close state.Message > ID: @.*> > —Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1120393147], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWZCV7JFW6MB7R4SHKTVI6KNBANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1120393147	@github	.com>

acemielektron commented 2 years ago

Thank you very much. I hope that together we would make fddEMU a better emulator many people can use. I have finished modifications we talked about. I will look into releasing signal lines when no select line is asserted, then test it. After the test I plan to merge the resulting code to main, so the firmware would be automatically built. I will message you then. And thank you for your patience as well.

I tested last FW, but nothing change in result - drive B: is still remember last used track and not reset this after RECALIBRATE. Tomorrow I make record from logical analyzer. Sorry today I do not have power make some next measuring. I had relatively hard work in our forrest and have it is enough. I will write to you tomorrow. IMHO, if no signal / DSx is active, fddEMU should put ALL output signals in an inactive state - ie in log.1 - stop output /RDATA, /INDEX, /TRK00, .... In the previous version it this was not the case and when active / DS1 the status for active / DS0 was actually read. I do not know, what the signals look like now. Many thank you for your patience. Petr

acemielektron commented 2 years ago

Hello @RaceSoft Sorry for the wait, I have made too many changes at once and things broke, so I had to backtrack. I have merged changes so latest release is now 52dee81. There are still many things to fix and improve. But for now I am focusing on:

writes on Consul C2717
track/sector persisting from drive A to B

I tested last FW, but nothing change in result - drive B: is still remember last used track and not reset this after RECALIBRATE. Tomorrow I make record from logical analyzer. Sorry today I do not have power make some next measuring. I had relatively hard work in our forrest and have it is enough. I will write to you tomorrow. IMHO, if no signal / DSx is active, fddEMU should put ALL output signals in an inactive state - ie in log.1 - stop output /RDATA, /INDEX, /TRK00, .... In the previous version it this was not the case and when active / DS1 the status for active / DS0 was actually read. I do not know, what the signals look like now.

RaceSoft commented 2 years ago

All right, I don't want to be annoying. I appreciate your helpfulness and help. After returning from work, I will try and let you know. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 10.05.2022 06:40

	Hello @RaceSoft [https://github.com/RaceSoft] Sorry for the wait, I have made too many changes at once and things broke, so I had to backtrack. I have merged changes so latest release is now 52dee81 [https://github.com/acemielektron/fddEMU/releases/tag/52dee81]. There are still many things to fix and improve. But for now I am focusing on:
* writes on Consul C2717
* track/sector persisting from drive A to B
	I tested last FW, but nothing change in result - drive B: is still remember last used track and not reset this after RECALIBRATE. Tomorrow I make record from logical analyzer. Sorry today I do not have power make some next measuring. I had relatively hard work in our forrest and have it is enough. I will write to you tomorrow. IMHO, if no signal / DSx is active, fddEMU should put ALL output signals in an inactive state - ie in log.1 - stop output /RDATA, /INDEX, /TRK00, .... In the previous version it this was not the case and when active / DS1 the status for active / DS0 was actually read. I do not know, what the signals look like now.

—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1121925145], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWYHRKCDKZ4DE7HC4PDVJHSEBANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1121925145
@github
.com>

acemielektron commented 2 years ago

Thank you for the response. Please don't feel obligated to respond right away. We all have family and work. I also work on week days and sometimes even on weekends. I just wanted to let you know I updated fddEMU and you can test it on your leisure. Programming is something I enjoy. Retro computers are fun. I don't want to make it a chore for neither you nor myself. See you.

On Tue, May 10, 2022, 10:32 RaceSoft @.***> wrote:

All right, I don't want to be annoying. I appreciate your helpfulness and help. After returning from work, I will try and let you know. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 10.05.2022 06:40

Hello @RaceSoft [https://github.com/RaceSoft] Sorry for the wait, I have made too many changes at once and things broke, so I had to backtrack. I have merged changes so latest release is now 52dee81 [ https://github.com/acemielektron/fddEMU/releases/tag/52dee81]. There are still many things to fix and improve. But for now I am focusing on:

* writes on Consul C2717

* track/sector persisting from drive A to B

I tested last FW, but nothing change in result - drive B: is still

remember last used track and not reset this after RECALIBRATE. Tomorrow I make record from logical analyzer. Sorry today I do not have power make some next measuring. I had relatively hard work in our forrest and have it is enough. I will write to you tomorrow. IMHO, if no signal / DSx is active, fddEMU should put ALL output signals in an inactive state - ie in log.1 - stop output /RDATA, /INDEX, /TRK00, .... In the previous version it this was not the case and when active / DS1 the status for active / DS0 was actually read. I do not know, what the signals look like now. —Reply to this email directly, view it on GitHub [ https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1121925145], or unsubscribe [ https://github.com/notifications/unsubscribe-auth/AY5AEWYHRKCDKZ4DE7HC4PDVJHSEBANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1121925145 @github .com>

— Reply to this email directly, view it on GitHub https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1122032677, or unsubscribe https://github.com/notifications/unsubscribe-auth/AAM2CIXAOEC4VUPA7WNXHZ3VJIGJ5ANCNFSM5UNF5XPQ . You are receiving this because you modified the open/close state.Message ID: @.***>

	Hello @RaceSoft [https://github.com/RaceSoft] Sorry for the wait, I have made too many changes at once and things broke, so I had to backtrack. I have merged changes so latest release is now 52dee81 [ https://github.com/acemielektron/fddEMU/releases/tag/52dee81]. There are still many things to fix and improve. But for now I am focusing on:
* writes on Consul C2717
* track/sector persisting from drive A to B
	I tested last FW, but nothing change in result - drive B: is still

RaceSoft commented 2 years ago

I'm sorry if I caused you any discomfort. It's a hobby for both of us, we both have a family and we go to work. I'm happy for every new version of FW and I'm curious if a problem has been solved and where we've moved. I usually try FW right after getting it, I attach the log and the record from LA later to clarify what is happening with fddEMU. I appreciate the effort to solve the problems I report. I know that adjusting the FW to work with such an old device is no fun. I completed it myself a few times :-). Petr -------- Původní zpráva -------

Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 10.05.2022 10:49

	Thank you for the response. Please don't feel obligated to respond right away. We all have family and work. I also work on week days and sometimes even on weekends. I just wanted to let you know I updated fddEMU and you can test it on your leisure. Programming is something I enjoy. Retro computers are fun. I don't want to make it a chore for neither you nor myself. See you. On Tue, May 10, 2022, 10:32 RaceSoft @.> wrote: > All right, I don't want to be annoying. I appreciate your helpfulness and > help. After returning from work, I will try and let you know. > Petr > > -------- Původní zpráva ------- > Od: Acemi Elektronikci @.> > Komu: acemielektron/fddEMU @.***> > Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) > Datum: 10.05.2022 06:40 > >	>	Hello @RaceSoft [https://github.com/RaceSoft] Sorry for the wait, I > have made too many changes at once and things broke, so I had to backtrack. > I have merged changes so latest release is now 52dee81 [ > https://github.com/acemielektron/fddEMU/releases/tag/52dee81]. There are > still many things to fix and improve. But for now I am focusing on: >	>	* writes on Consul C2717 >	>	* track/sector persisting from drive A to B >	>	>		I tested last FW, but nothing change in result - drive B: is still > remember last used track and not reset this after RECALIBRATE. Tomorrow I > make record from logical analyzer. Sorry today I do not have power make > some next measuring. I had relatively hard work in our forrest and have it > is enough. I will write to you tomorrow. IMHO, if no signal / DSx is > active, fddEMU should put ALL output signals in an inactive state - ie in > log.1 - stop output /RDATA, /INDEX, /TRK00, .... In the previous version it > this was not the case and when active / DS1 the status for active / DS0 was > actually read. I do not know, what the signals look like now. >		>	—Reply to this email directly, view it on GitHub [ > https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1121925145], > or unsubscribe [ > https://github.com/notifications/unsubscribe-auth/AY5AEWYHRKCDKZ4DE7HC4PDVJHSEBANCNFSM5UNF5XPQ].You > are receiving this because you were mentioned.Message ID: > <acemielektron/fddEMU/pull/21/c1121925145 >	@github >	.com> >	>	> > — > Reply to this email directly, view it on GitHub > https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1122032677, > or unsubscribe > https://github.com/notifications/unsubscribe-auth/AAM2CIXAOEC4VUPA7WNXHZ3VJIGJ5ANCNFSM5UNF5XPQ > . > You are receiving this because you modified the open/close state.Message > ID: @.***> > —Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1122111611], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW73UWETGZB4XNO3SZ3VJIPKZANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1122111611	@github	.com>

RaceSoft commented 2 years ago

Hello, I try Your last FW version, but I have big problem with SD card. After power-up of fddEMU I got exlamation with "ERROR not found" and in directory I see only FDDEMU files. When I flash older FW version, I se, at same SD card, list of floppy images with real names. Sometime with last FW i see content of SD card, but it is rather an exception. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 10.05.2022 10:49

	Thank you for the response. Please don't feel obligated to respond right away. We all have family and work. I also work on week days and sometimes even on weekends. I just wanted to let you know I updated fddEMU and you can test it on your leisure. Programming is something I enjoy. Retro computers are fun. I don't want to make it a chore for neither you nor myself. See you. On Tue, May 10, 2022, 10:32 RaceSoft @.> wrote: > All right, I don't want to be annoying. I appreciate your helpfulness and > help. After returning from work, I will try and let you know. > Petr > > -------- Původní zpráva ------- > Od: Acemi Elektronikci @.> > Komu: acemielektron/fddEMU @.***> > Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) > Datum: 10.05.2022 06:40 > >	>	Hello @RaceSoft [https://github.com/RaceSoft] Sorry for the wait, I > have made too many changes at once and things broke, so I had to backtrack. > I have merged changes so latest release is now 52dee81 [ > https://github.com/acemielektron/fddEMU/releases/tag/52dee81]. There are > still many things to fix and improve. But for now I am focusing on: >	>	* writes on Consul C2717 >	>	* track/sector persisting from drive A to B >	>	>		I tested last FW, but nothing change in result - drive B: is still > remember last used track and not reset this after RECALIBRATE. Tomorrow I > make record from logical analyzer. Sorry today I do not have power make > some next measuring. I had relatively hard work in our forrest and have it > is enough. I will write to you tomorrow. IMHO, if no signal / DSx is > active, fddEMU should put ALL output signals in an inactive state - ie in > log.1 - stop output /RDATA, /INDEX, /TRK00, .... In the previous version it > this was not the case and when active / DS1 the status for active / DS0 was > actually read. I do not know, what the signals look like now. >		>	—Reply to this email directly, view it on GitHub [ > https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1121925145], > or unsubscribe [ > https://github.com/notifications/unsubscribe-auth/AY5AEWYHRKCDKZ4DE7HC4PDVJHSEBANCNFSM5UNF5XPQ].You > are receiving this because you were mentioned.Message ID: > <acemielektron/fddEMU/pull/21/c1121925145 >	@github >	.com> >	>	> > — > Reply to this email directly, view it on GitHub > https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1122032677, > or unsubscribe > https://github.com/notifications/unsubscribe-auth/AAM2CIXAOEC4VUPA7WNXHZ3VJIGJ5ANCNFSM5UNF5XPQ > . > You are receiving this because you modified the open/close state.Message > ID: @.***> > —Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1122111611], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW73UWETGZB4XNO3SZ3VJIPKZANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1122111611	@github	.com>

acemielektron commented 2 years ago

That's not happening on my computer. Is there a problem with github compiled fddEMU? I should test it. Here is my locally compiled version fddEMU.zip

RaceSoft commented 2 years ago

Last version FW do not have problem with SD card, files read correctly. But BOOT not working correctly - system load data from system track, show message "CP/M version...", but when tested drive B:, system freeze on this. Log attached. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 11.05.2022 14:04

	That's not happening on my computer. Is there a problem with github compiled fddEMU? I should test it. Here is my locally compiled version fddEMU.zip [https://github.com/acemielektron/fddEMU/files/8669683/fddEMU.zip]	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1123660937], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW2POTRR6UTFJU7U7A3VJOO4BANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1123660937	@github	.com>

S: Select drive P: Previous N: Next L: Load E: Eject

FS: ÍÓ>* BUSY Drive idle BUSY A:R0/0/1 A:R3/0/2 A:R5/0/3 A:R3/0/4 A:R1/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/1/1 A:R0/1/2 A:R0/1/3 A:R0/1/4 A:R0/1/5 A:R0/1/6 A:R0/1/7 Drive idle BUSY B:R0/0/1 Drive idle BUSY Invalid sector size! Invalid sector size! B:R255/0/1 Invalid sector size! Invalid sector size! B:R255/0/2 Invalid sector size! Invalid sector size! B:R255/0/3 Invalid sector size! Invalid sector size! B:R255/0/4 Invalid sector size! Invalid sector size! B:R255/0/5 Invalid sector size! Invalid sector size! B:R255/0/1 Invalid sector size! Invalid sector size! B:R255/0/2 Invalid sector size! Invalid sector size! B:R255/0/3 Invalid sector size! Invalid sector size! B:R255/0/4 Invalid sector size! Invalid sector size! B:R255/0/5 Invalid sector size! Invalid sector size!

acemielektron commented 2 years ago

Did I understood correctly ? Booting from drive A hangs up after printing "CP/M version..." and booting from drive B doesn't work at all ?

On Wed, May 11, 2022, 20:13 RaceSoft @.***> wrote:

Last version FW do not have problem with SD card, files read correctly. But BOOT not working correctly - system load data from system track, show message "CP/M version...", but when tested drive B:, system freeze on this. Log attached. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 11.05.2022 14:04

That's not happening on my computer. Is there a problem with github compiled fddEMU? I should test it. Here is my locally compiled version fddEMU.zip [ https://github.com/acemielektron/fddEMU/files/8669683/fddEMU.zip] —Reply to this email directly, view it on GitHub [ https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1123660937], or unsubscribe [ https://github.com/notifications/unsubscribe-auth/AY5AEW2POTRR6UTFJU7U7A3VJOO4BANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1123660937 @github .com>

fddEMU (c) 2021 Acemi Elektronikci

S: Select drive P: Previous N: Next L: Load E: Eject

FS: ÍÓ>* BUSY Drive idle BUSY A:R0/0/1 A:R3/0/2 A:R5/0/3 A:R3/0/4 A:R1/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/0/1 A:R0/0/2 A:R0/0/3 A:R0/0/4 A:R0/0/5 A:R0/0/6 A:R0/0/7 A:R0/0/8 A:R0/0/9 A:R0/1/1 A:R0/1/2 A:R0/1/3 A:R0/1/4 A:R0/1/5 A:R0/1/6 A:R0/1/7 Drive idle BUSY B:R0/0/1 Drive idle BUSY Invalid sector size! Invalid sector size! B:R255/0/1 Invalid sector size! Invalid sector size! B:R255/0/2 Invalid sector size! Invalid sector size! B:R255/0/3 Invalid sector size! Invalid sector size! B:R255/0/4 Invalid sector size! Invalid sector size! B:R255/0/5 Invalid sector size! Invalid sector size! B:R255/0/1 Invalid sector size! Invalid sector size! B:R255/0/2 Invalid sector size! Invalid sector size! B:R255/0/3 Invalid sector size! Invalid sector size! B:R255/0/4 Invalid sector size! Invalid sector size! B:R255/0/5 Invalid sector size! Invalid sector size!

— Reply to this email directly, view it on GitHub https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1124033471, or unsubscribe https://github.com/notifications/unsubscribe-auth/AAM2CITY4NXAOTS4J73MAS3VJPTFJANCNFSM5UNF5XPQ . You are receiving this because you modified the open/close state.Message ID: @.***>

RaceSoft commented 2 years ago

Hello, I finally back. First I had must repaired power supply again - modern components doesn't last that long as the old, still communist ones :-). I try Your last version fddEMU with the same result: BDOS ERR ON A: BAD SECTOR (photo on Google disk). My mistake in previous post, sorry. I recorded log from LA - red mark show, where error pop up. It can be seen in log that signals from fddEMU are already responding correctly to the / DSx inputs. The display then show "BUSY" (only plain text), but none /DSx do not active. I try flash previous version (from 8. may), I used same SD card with same images, and system booted normaly and B: working with described error. Many thanks for Your patience. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 11.05.2022 20:08

	Did I understood correctly ? Booting from drive A hangs up after printing "CP/M version..." and booting from drive B doesn't work at all ? Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1124118063], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEW7WFFN7VAHH7FH4R5TVJPZRTANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1124118063	@github	.com>

acemielektron commented 2 years ago

Thank you, I am trying to implement task switching which may take a while. While I am at it I will try to remove complexity added by i2c and petitfs. I will inform you (hopefully) when I finished. Sorry for your power supply, I hope it doesn't break again.

Hello, I finally back. First I had must repaired power supply again - modern components doesn't last that long as the old, still communist ones :-). I try Your last version fddEMU with the same result: BDOS ERR ON A: BAD SECTOR (photo on Google disk). My mistake in previous post, sorry. I recorded log from LA - red mark show, where error pop up. It can be seen in log that signals from fddEMU are already responding correctly to the / DSx inputs. The display then show "BUSY" (only plain text), but none /DSx do not active. I try flash previous version (from 8. may), I used same SD card with same images, and system booted normaly and B: working with described error. Many thanks for Your patience. Petr

RaceSoft commented 2 years ago

acemielektron commented 2 years ago

Sorry for the late answer, and thank you. Congratulations on your success with HxC. Lately I have a lack of spare time due to increased work load. I haven't been able to complete the changes to fddEMU yet. I just wonder if eliminating post-data gap would make current fddEMU usable for SM609R again. It would be a simple change to try.

RaceSoft commented 2 years ago

Hello, no need for an apologize. No one has as much free time as they need :-) . I wanted test FDC SM609 with HxC to make sure it works properly. Yesterday I got another clone of i8272A (specifically TMS8272) to exclude malfunction of SM609. But not tested yet. If You have any version of fddEMU for testing, I can test it. In my opinion, for signalizing access to fddEMU would be enough to strengthen with transistors signals /DS0 and /DS1 and use two LEDs. Redrawing whole OLED display consuming many CPU time, which might be used elsewhere. By the way, Gotek have "BUSY" LED too and redrawing only small area connected OLED (a few characters). Many thanks and have a nice day. Petr

-------- Původní zpráva ------- Od: Acemi Elektronikci @.> Komu: acemielektron/fddEMU @.> Předmět: Re: [acemielektron/fddEMU] Update build-firmware.yml (PR #21) Datum: 31.05.2022 06:13

	Sorry for the late answer, and thank you. Congratulations on your success with HxC. Lately I have a lack of spare time due to increased work load. I haven't been able to complete the changes to fddEMU yet. I just wonder if eliminating post-data gap would make current fddEMU usable for SM609R again. It would be a simple change to try.	—Reply to this email directly, view it on GitHub [https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1141648909], or unsubscribe [https://github.com/notifications/unsubscribe-auth/AY5AEWZI6YGZAIXF4UUQGZTVMWGW5ANCNFSM5UNF5XPQ].You are receiving this because you were mentioned.Message ID: <acemielektron/fddEMU/pull/21/c1141648909	@github	.com>

acemielektron commented 1 year ago

Thank you for your comment. If possible can you describe the problem a little more. After reset A is still working but B fails ? Or fddEMU freeze ? If you try loading a new file to drive B then try reading, does it work? If you are using debug enabled version what is shown on serial console ?

On Sat, Apr 30, 2022, 18:47 RaceSoft @.***> wrote:

Hello, I found Your pre-release of fddEMU with support secondary floppy drive. I tested this with my old computer with this result: secondary floppy working better than previous version. Drive B: is accessible, can read from including runing programs, I can select drive B:, command STAT show information abou her, but after computer reset will remain in not working state - BAD SECTOR ON DRIVE B: I must fddEMU switch OFF and switch ON and again working right.Would it be possible, please, to extend the waiting time for the WRGATE signal a little more? I found the original change in the files, but I can't update the source files in my Github and start (request) a new translation.Many thanks.Petr

— Reply to this email directly, view it on GitHub https://github.com/acemielektron/fddEMU/pull/21#issuecomment-1114009153, or unsubscribe https://github.com/notifications/unsubscribe-auth/AAM2CISGA6N4Y3QT6BNJY5TVHVIX3ANCNFSM5UNF5XPQ . You are receiving this because you modified the open/close state.Message ID: @.***>