acmpesuecc / aes-128-sysverilog-riscv

AES-128 block written in SystemVerilog

MIT License

0 stars 7 forks source link

Open skudlur opened 9 months ago

skudlur commented 9 months ago

Description

Add a testbench for key_gen.sv to validate it's functionality. Please refer to this for a tutorial on writing a testbench.

You are eligible to get brownie points if you report back bugs with the module, add coverage reports, randomized testing and self-assertion tests.

amrit-george commented 8 months ago

can i be assigned this issue?

skudlur commented 8 months ago

@amrit-george assigned, please take one issue at a time

umarahmed10 commented 8 months ago

can i get assigned

vandanaj0110 commented 8 months ago

can I get assigned?

skudlur commented 8 months ago

@umarahmed10 assigned

skudlur commented 8 months ago

@amrit-george please tag the maintainer if you are not working on the issue. It is not good practice to unassign yourself

ssether04 commented 8 months ago

can i get assigned if this is still open?