acmpesuecc / aes-128-sysverilog-riscv

AES-128 block written in SystemVerilog

MIT License

0 stars 5 forks source link

Open skudlur opened 11 months ago

skudlur commented 11 months ago

Description

Add a testbench for roundlast.sv to validate it's functionality. Please refer to this for a tutorial on writing a testbench.

You are eligible to get brownie points if you report back bugs with the module, add coverage reports, randomized testing and self-assertion tests.

rocinante2003 commented 11 months ago

can you please assign this to me?

skudlur commented 11 months ago

@rocinante2003 assigned

ssether04 commented 11 months ago

can i get assigned if this is still open?