CPU / IR : Missing else clause and initial value for reg?

[adumont]

https://github.com/adumont/hrm-cpu/blob/66be341816594d3e3fca9ec5f13eb0932bb599c1/verilog/IR.v#L19