alexforencich / verilog-axis

Verilog AXI stream components for FPGA implementation
MIT License
747 stars 229 forks source link

Rename arbiter module to verilog_axis_arbiter #21

Open olofk opened 2 years ago

olofk commented 2 years ago

arbiter is a reasonably common module name. Avoid namespace collisions by prefixing it with verilogaxis

alexforencich commented 2 years ago

It's a sensible idea, but I don't like the prefix verilog_axis_. Yes, I suppose it is the name of the repo, but pretty much everything else in the repo has the prefix axis_. And axis_arbiter is problematic because the arbiter doesn't really have anything in particular to do with AXI stream.