search

alexforencich / verilog-axis

Verilog AXI stream components for FPGA implementation
MIT License
710 stars 220 forks source link

modified conditional expressions in axis_fifo to avoid verilator lint… #23

Closed jameyhicks closed 1 year ago

jameyhicks commented 1 year ago

… errors