:bug: Reset grey code read/write pointers to zero on reset. - Githubissues

alexforencich / verilog-axis

Verilog AXI stream components for FPGA implementation

MIT License

710 stars 220 forks source link

:bug: Reset grey code read/write pointers to zero on reset. #4

Closed caryan closed 9 years ago

caryan commented 9 years ago

Should close #2