Is there a block diagram available for the UDP echo server design ?

alexforencich / verilog-ethernet

Verilog Ethernet components for FPGA implementation

MIT License

2.32k stars 707 forks source link

Is there a block diagram available for the UDP echo server design ? #201

Open lizajoseph opened 7 months ago

lizajoseph commented 7 months ago

Is there any block diagram available for this design? Currently only module descriptions are available and it would be helpful to understand the design with a block diagram to understand how the sub modules interact with each other.