alexforencich / verilog-ethernet

Verilog Ethernet components for FPGA implementation
MIT License
2.32k stars 707 forks source link

multiple UDP stream support #225

Open lizajoseph opened 1 month ago

lizajoseph commented 1 month ago

Can this design be scaled up to support multiple streams? I would like to use this design to consume 2 or more UDP streams, is it possible to update the existing design for this ?