issues
search
alexforencich
/
verilog-lfsr
Fully parametrizable combinatorial parallel LFSR/CRC module
MIT License
138
stars
55
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Fix post-synthesis simulation in yosys
#5
Forty-Bot
opened
1 year ago
7
Working in simulation but incorrect synthesis output?
#4
bretthannigan
opened
3 years ago
4
How can i use the lfsr in parallel mode?
#3
Jzone315
closed
5 years ago
8
How to use the lfsr_crc in 10G ethernet with 32-bits DATA_WIDTH?
#2
Jzone315
closed
6 years ago
0
How to use it in ethernet 32-bits?
#1
Jzone315
closed
6 years ago
7