Add to top level Interface the new FPGA IO (CRs) - Githubissues

amichai-bd / rvc_asap

riscv-core-as-simple-as-passible

MIT License

10 stars 3 forks source link

Add to top level Interface the new FPGA IO (CRs) #43

Closed amichai-bd closed 2 years ago