Add support for components defined in Verilog HDL

[andreondra]

The platform should seamlessly integrate Verilog components translated to C++ using Verilator. This will allow to simulate "real" hardware models.