Closed mohamed closed 2 years ago
Synthesizable SystemVerilog FSM generator from YAML description
https://github.com/mohamed/fsm2sv
Thanks! Added.
Synthesizable SystemVerilog FSM generator from YAML description
https://github.com/mohamed/fsm2sv