A hardware h264 video encoder written in VHDL. Designed to be synthesized into an FPGA. Initial testing is using Xilinx tools and FPGAs but it is not specific to Xilinx.
Other
273
stars
67
forks
source link
Integration into an open source IP core library #3
Hello,
are you interested in getting your IP core integrated into a bigger IP core library like the PoC-Library?
Kind regards Patrick Lehmann