Open rafidmuttaki opened 3 years ago
Please note that ABC may read the original IWLS'05 benchmarks in Verilog but not much else. The build it parser is extremely weak and buggy.
On 12/5/2020 12:25 AM, rafidmuttaki wrote:
Hi,
I am trying to do a specific number of iteration where in each iteration, abc tool needs to read a verilog file. However, I can see that the tool is invoked and stays in the same line and does not execute the subsequent commands. Can someone please help. It's kind of urgent. Thank you!
Example: exa.sh has following lines: ./abc read_library cadence.genlib read -m verilog.v
— You are receiving this because you are subscribed to this thread. Reply to this email directly, view it on GitHub https://github.com/berkeley-abc/abc/issues/112, or unsubscribe https://github.com/notifications/unsubscribe-auth/AI4DBXSYWXQYJWQUSCWDQ5LSTHU7PANCNFSM4UOMMOPQ.
Random comment which I'm not sure makes total sense, maybe it would be possible to use Surelog and UHDM as a replacement parser to read Verilog into ABC? There is already a bunch of work being done to integrate Surelog with UHDM into Yosys and Verilator at https://github.com/alainmarcel/uhdm-integration
Hi,
I am trying to do a specific number of iteration where in each iteration, abc tool needs to read a verilog file. However, I can see that the tool is invoked and stays in the same line and does not execute the subsequent commands. Can someone please help. It's kind of urgent. Thank you!
Example: exa.sh has following lines: ./abc read_library cadence.genlib read -m verilog.v
Were you able to solve this?
One can use this command
./abc -c "read_library cadence.genlib; read -m verilog.v"
Please try this: ./abc -c "read_library cadence.genlib; read -m verilog.v"
On 1/4/2022 2:54 PM, Ravi Raja wrote:
Hi, I am trying to do a specific number of iteration where in each iteration, abc tool needs to read a verilog file. However, I can see that the tool is invoked and stays in the same line and does not execute the subsequent commands. Can someone please help. It's kind of urgent. Thank you! Example: exa.sh has following lines: ./abc read_library cadence.genlib read -m verilog.v
Were you able to solve this?
— Reply to this email directly, view it on GitHub https://github.com/berkeley-abc/abc/issues/112#issuecomment-1004593341, or unsubscribe https://github.com/notifications/unsubscribe-auth/AI4DBXQXUL37AWTCGUSL3QTUUKRUZANCNFSM4UOMMOPQ. Triage notifications on the go with GitHub Mobile for iOS https://apps.apple.com/app/apple-store/id1477376905?ct=notification-email&mt=8&pt=524675 or Android https://play.google.com/store/apps/details?id=com.github.android&referrer=utm_campaign%3Dnotification-email%26utm_medium%3Demail%26utm_source%3Dgithub.
You are receiving this because you commented.Message ID: @.***>
Hi,
I am trying to do a specific number of iteration where in each iteration, abc tool needs to read a verilog file. However, I can see that the tool is invoked and stays in the same line and does not execute the subsequent commands. Can someone please help. It's kind of urgent. Thank you!
Example: exa.sh has following lines: ./abc read_library cadence.genlib read -m verilog.v