Open iamkarthikbk opened 1 year ago
ABC's Verilog parser is notoriously dysfunctional. It is better to read the files into Yosys and output AIG or BLIF, which can be read into ABC.
On 9/22/2022 11:17 PM, Karthik B K wrote:
Hi. I've been trying to get abc to read my generated verilog files https://github.com/iamKarthikBK/sample_design/blob/main/build/hw/verilog/mk_sample_design.v. I generate these using the bluespec compiler https://github.com/B-Lang-org/bsc. However, when I try to |read| or |red_verilog| this generated file, I see the following error:
|> abc UC Berkeley, ABC 1.01 (compiled Sep 21 2022 13:57:05) abc 01> read_verilog mk_sample_design.v mk_sample_design.v (line 24): Cannot read "module" directive. Reading network from file has failed. abc 01> read mk_sample_design.v mk_sample_design.v (line 24): Cannot read "module" directive. Reading network from file has failed. |
Yosys on the other hand, does not fail to read this file. Could someone help me understand what I need to do in order to get |abc| to read this generated file? thanks in advance :)
— Reply to this email directly, view it on GitHub https://github.com/berkeley-abc/abc/issues/181, or unsubscribe https://github.com/notifications/unsubscribe-auth/AI4DBXVDB2FVE7TSAITDLHDV7VDNZANCNFSM6AAAAAAQTVUDAQ. You are receiving this because you are subscribed to this thread.Message ID: @.***>
Hi. I've been trying to get abc to read my generated verilog files. I generate these using the bluespec compiler. However, when I try to
read
orread_verilog
this generated file, I see the following error:Yosys on the other hand, does not fail to read this file. Could someone help me understand what I need to do in order to get
abc
to read this generated file? thanks in advance :)