A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
BSD 3-Clause "New" or "Revised" License
30
stars
10
forks
source link
Always@ and Concat Reduction Optimization Passes #1
Closed
stdavids closed 5 years ago
Better tested and refactored.