A tool that converts SystemVerilog to Verilog. Uses Design Compiler, so it is 100% compatible.
BSD 3-Clause "New" or "Revised" License
30
stars
10
forks
source link
Forcing DFFs with async reset or set to only trigger on the posedge in the sensitivity list. #15
Closed
stdavids closed 4 years ago
Verified to fix issues #13.